

# References

- 1.1 Derenda, Tadej, Marina Zanne, and Mate Zoldy. "Automatization in road transport: a review." *Production Engineering Archives* 20, (2018).
- 1.2 Xilinx iSE design suite <https://www.xilinx.com/products/design-tools/ise-design-suite.html>
- 1.3 Xilinx Vivado design suite <https://www.xilinx.com/products/design-tools/vivado.html>
- 1.4 High Level Synthesis  
<https://www.sciencedirect.com/topics/computer-science/high-level-synthesis>
- 1.5 Martin, Grant, and Gary Smith. "High-level synthesis: Past, present, and future." *Proceedings of IEEE Design & Test of Computers* 26.4, (2009): 18-25.
- 1.6 M. Fingeroff, "High-level synthesis: blue book," Xlibris Corporation, (2010).
- 1.7 P. Coussy, A. Morawiec, eds. "High-level synthesis: from algorithm to digital circuit." Springer Science & Business Media, (2008).
- 1.8 Vitis High-Level synthesis  
<https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html>
- 1.9 MathWorks MATLAB HDL coder <https://www.mathworks.com/products/hdl-coder.html>
- 1.10 Cong, Jason, et al. "High-level synthesis for FPGAs: From prototyping to deployment." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 30.4, (2011): 473-491.
- 1.11 Bergamaschi, Reinaldo A., et al. "High-level synthesis in an industrial environment." *IBM Journal of Research and development* 39.1.2, (1995): 131-148.
- 1.12 Kucukcakar, Kayhan, et al. "Matisse: An architectural design tool for commodity ICs." *Proceedings of IEEE Design & Test of Computers* 15.2, (1998): 22-33.
- 1.13 Lippens, Paul ER, et al. "PHIDEO: A silicon compiler for high speed algorithms." *Proceedings of IEEE European Conference on Design Automation*, (1991).
- 1.14 Biesenack, Jörg, et al. "The Siemens high-level synthesis system CALLAS." *IEEE Transactions on very large scale integration (VLSI) systems* 1.3, (1993): 244-253.
- 1.15 Knapp, David W. *Behavioral synthesis: digital system design using the synopsys behavioral compiler*. Prentice-Hall, Inc, (1996).
- 1.16 Mentor Graphics Catapult C High-Level Synthesis Platform.  
<https://www.mentor.com/hls-lp/catapulthigh-level-synthesis>
- 1.17 Cadence Design Systems Stratus High-Level Synthesis Platform  
[https://www.cadence.com/content/cadence-www/global/en\\_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-levelsynthesis.html](https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-levelsynthesis.html)

- 2.1 Xilinx Vivado HLS  
<https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html>
- 2.2 MATLAB HDL Coder  
<https://www.mathworks.com/products/hdl-coder.html>
- 2.3 Fingeroff, Michael. *High-level synthesis: blue book*. Xlibris Corporation, (2010).
- 2.4 Cadence Design Systems Stratus High-Level Synthesis Platform  
[https://www.cadence.com/content/cadence-www/global/en\\_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-levelsynthesis.html](https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-levelsynthesis.html)
- 2.5 Mentor Graphics Catapult C High-Level Synthesis Platform  
<https://www.mentor.com/hls-lp/catapulthigh-level-synthesis>
- 2.6 Knapp, David W. *Behavioral synthesis: digital system design using the synopsys behavioral compiler*. Prentice-Hall, Inc, (1996).
- 2.7 Canis, Andrew, et al. "LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems." *ACM Transactions on Embedded Computing Systems (TECS)* 13.2, (2013): 1-27.
- 2.8 Coussy, Philippe, et al. "GAUT: A high-level synthesis tool for DSP applications." *High-Level Synthesis*. Springer, Dordrecht, (2008): 147-169.
- 2.9 Takach, Andres. "Design and verification using high-level synthesis." *Proceedings of 21st IEEE Asia and South Pacific Design Automation Conference (ASP-DAC)*, (2016).
- 2.10 Semiconductor Engineering <https://semiengineering.com/challenges-grow-in-ip-reuse/>
- 2.11 Schafer, Benjamin Carrion, and Zi Wang. "High-Level Synthesis Design Space Exploration: Past, Present, and Future." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 39.10, (2019): 2628-2639.
- 2.12 Baptista, Darío, Leonel Sousa, and Fernando Morgado-Dias. "Raising the Abstraction Level of a Deep Learning Design on FPGAs." *IEEE Access* 8, (2020): 205148-205161.
- 2.13 Shah, Ruchita, Nilesh Ranpura, and Bhavesh Soni. "TAP (Time, Area, and Power) trade off at lower geometries in data center ASIC: A deep dive into executional view and results." *Proceedings of 7th Nirma University International Conference on Engineering*, (2019).
- 2.14 K.Golshan, "Design Constraints," *The Art of Timing Closure*. Springer, (2020): 77–85.
- 2.15 Huang, Qijing, et al. "The effect of compiler optimizations on high-level synthesis-generated hardware." *ACM Transactions on Reconfigurable Technology and Systems (TRETS)* 8.3, (2015): 1-26.
- 2.16 Y. Ma, et al. "Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks," *Proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, (2017).
- 2.17 N. Srinivasan, et al. "Power reduction by clock gating technique," *Procedia Technology*, 21, (2015): 631-635.
- 2.18 R.N.A Shiny, et al. "Integration of clock gating and power gating in digital circuits," *Proceedings of 5th IEEE International Conference on Advanced Computing & Communication Systems (ICACCS)*, (2019).

- 2.19 Q. Xiao, Y. Liang, L. Lu, S. Yan, and Y.-W. Tai, "Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs," *Proceedings of 54th ACM/EDAC/IEEE Design Automat. Conf. (DAC)*, (2017).
- 2.20 Diniz, Pedro, et al. "Bridging the gap between compilation and synthesis in the DEFACTO system." *Springer International Workshop on Languages and Compilers for Parallel Computing*, (2001).
- 2.21 J. Liu, J. Wickerson, G.A. Constantinides, "Loop splitting for efficient pipelining in high-level synthesis," *Proceedings of 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, (2016).
- 2.22 Cong, Jason, et al. "High-level synthesis for FPGAs: From prototyping to deployment." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 30.4, (2011): 473–491.
- 2.23 Huang, Qijing, et al. "The effect of compiler optimizations on high-level synthesis-generated hardware." *ACM Transactions on Reconfigurable Technology and Systems (TRETS)* 8.3, (2015): 1-26.
- 2.24 Monson, Josh, Mike Wirthlin, and Brad L. Hutchings. "Optimization techniques for a high level synthesis implementation of the Sobel filter." *IEEE International Conference on Reconfigurable Computing and FPGAs (ReConFig)*, (2013).
- 2.25 Korakoppa, Vidya P., and HV Ravish Aradhya. "An area efficient FPGA implementation of moving object detection and face detection using adaptive threshold method." *2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)*, (2017).
- 2.26 Radder, Umesharaddy, and B. K. Sujatha. "Performance Improvement of QPSK MODEM in AWGN Channel Implemented in FPGA." *Proceedings of 4th IEEE International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT)*, (2019).
- 2.27 MATLAB HDL coder <https://www.mathworks.com/products/hdl-coder.html>
- 2.28 MATLAB HDL coder optimization techniques  
<https://www.mathworks.com/help/hdlfilter/hdloptimization-properties.html>
- 2.29 Vivado HLS optimization methodology guide  
[https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2017\\_4/ug1270-vivado-hls-optimization-methodology-guide.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1270-vivado-hls-optimization-methodology-guide.pdf)
- 2.30 Datta, Debarshi, Partha Mitra, and Himadri Sekhar Dutta. "FPGA implementation of high performance digital down converter for software defined radio." *Microsystem Technologies*, (2019): 1-10.
- 2.31 Liu, Xue, et al. "Design and FPGA implementation of a reconfigurable digital down converter for wideband applications." *IEEE Transactions on very large scale integration (vlsi) systems*, (2017): 3548-3552.
- 2.32 Koyuncu, İsmail, et al. "Edge detection application with FPGA based Sobel operator." *Proceedings of 23rd IEEE Signal Processing and Communications Applications Conference (SIU)*, (2015).
- 2.33. Singh, Sanjay, et al. "Area optimized FPGA-based implementation of the Sobel compass edge detector." *International Scholarly Research Notices*, (2013).
- 2.34 Komorkiewicz, Mateusz, et al. "FPGA based system for real-time structure from motion computation." *Proceedings of IEEE Conference on Design and Architectures for Signal and Image Processing (DASIP)*, (2015).

- 2.35 Liu, Shaohui, et al. "Real-time implementation of harris corner detection system based on fpga." *Proceedings of IEEE International Conference on Real-time Computing and Robotics (RCAR)*, (2017).
- 2.36 Indira, P., and M. Kamaraju and Ved Vyas Dwivedi. "Design and Analysis of A 32-bit Pipelined MIPS RISC Processor." *International Journal of VLSI Design & Communication Systems* 10.5, (2019): 1-18.
- 2.37 Rakesh, M. R., B. Ajeya, and A. R. Mohan. "Novel architecture of 17 bit address RISC CPU with pipelining technique using Xilinx in VLSI Technology." *International Journal of Engineering Research and Applications* 4.5, (2014): 116-121.
- 2.38 Zhang, Xiwei, Meng Li, and Jing Hu. "Optimization and implementation of AES algorithm based on FPGA." *Proceedings of 4th IEEE International Conference on Computer and Communications (ICCC)*, (2018).
- 2.39 Chen, Shuang, Wei Hu, and Zhenhao Li. "High performance data encryption with AES implementation on FPGA." *Proceedings of 5th IEEE Intl Conference on Big Data Security on Cloud (BigDataSecurity), Intl Conference on High Performance and Smart Computing, (HPSC) and Intl Conference on Intelligent Data and Security (IDS)*, (2019).
- 3.1 Ramesh, Akshitha V., et al. "Implementation and Design of FIR Filters using Verilog HDL and FPGA." *Perspectives in Communication, Embedded-systems and Signal-processing-PiCES* 4.5, (2020): 85-88.
- 3.2 MATLAB fixed point designer  
<https://www.mathworks.com/products/fixed-point-designer.html>
- 3.3 HDL coder optimization  
<https://www.mathworks.com/help/hdlfilter/hdloptimization-properties.html>
- 3.4 Rodriguez-Vazquez, Pedro, et al. "A QPSK 110-Gb/s Polarization-Diversity MIMO Wireless Link With a 220–255 GHz Tunable LO in a SiGe HBT Technology." *IEEE Transactions on Microwave Theory and Techniques* 68.9, (2020): 3834-3851.
- 3.5 Distributed pipelining MATLAB HDL Coder  
<https://in.mathworks.com/help/hdlcoder/ug/distributed-pipelining-for-clock-speed-optimization.html>
- 3.6 Indira, O., Dwivedi, V. V., Kamaraju, M, "Verilog Implementation of a MIPS RISC 32-bit Pipelined processor Architecture," *IOSR Journal of Electronics & Communication Engineering* 14, (2019): 31-40.
- 3.7 Olanrewaju, Rashid F., et al. "Design and Implementation of a Five Stage Pipelining Architecture Simulator for RiSC-16 Instruction Set." *Indian Journal of Science and Technology* 10.3, (2017): 1-9.
- 3.8 Bhimani, Husainali S., Hitesh N. Patel, and Abhishek A. Davda. "Design of 32-bit 3-Stage Pipelined Processor based on MIPS in Verilog HDL and Implementation on FPGA Virtex7." *International Journal of Applied Information Systems* 10.9, (2016).
- 3.9 Mangalwedhe, Sneha, Roopa Kulkarni, and S. Y. Kulkarni. "Low Power Implementation of 32-Bit RISC Processor with Pipelining." *Proceedings of the 2<sup>nd</sup> Springer International Conference on Microelectronics, Computing & Communication Systems*, (2019).
- 3.10 Rakesh, M. R., B. Ajeya, and A. R. Mohan. "Novel architecture of 17 bit address RISC CPU with pipelining technique using Xilinx in VLSI Technology." *International Journal of Engineering Research and Applications* 4.5, (2014): 116-121.

- 3.11 Vivado HLS optimization methodology guide  
[https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2017\\_4/ug1270-vivado-hls-opt-methodology-guide.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1270-vivado-hls-opt-methodology-guide.pdf)
- 3.12 Willig, Andreas, Kirsten Matheus, and Adam Wolisz. "Wireless technology in industrial networks." 93.6. IEEE, (2005): 1130-1151.
- 3.13 Ondrus, Jan, and Yves Pigneur. "A disruption analysis in the mobile payment market." *Proceedings of 38th IEEE Annual Hawaii International Conference on System Sciences*, (2005).
- 3.14 Bhalla, Mudit Ratana, and Anand Vardhan Bhalla. "Generations of mobile wireless technology: A survey." *International Journal of Computer Applications* 5.4, (2010): 26-32.
- 0
- 3.15 A. Gohil, H. Modi, S.K. Patel, "5G technology of mobile communication: a survey." *Proceedings of International Conference on Intelligent Systems and Signal Processing (ISSP)*, (2013): 288–292.
- 3.16 National Institute of Standards and Technology (NIST), Advanced encryption standard (AES), (2001).
- 3.17 Vassiss, Dimitris, et al. "The IEEE 802.11 g standard for high data rate WLANs." *IEEE network* 19.3, (2005): 21-26.
- 3.18 Callaway, Ed, et al. "Home networking with IEEE 802.15. 4: a developing standard for low-rate wireless personal area networks." *IEEE Communications magazine* 40.8, (2002): 70-77.
- 3.19 Z.B. Alliance, ZigBee specification.  
<https://zigbeealliance.org/wp-content/uploads/2019/11/docs-05-3474-21-0csg-zigbee-specification.pdf>
- 3.20 Benvenuto, Christoforus Juan. "Galois field in cryptography." *University of Washington* 1.1, (2012): 1-11.
- 3.21 E.W. Weisstein, Affine transformation, from MathWorld—a wolfram web resource.  
<http://mathworld.wolfram.com/AffineTransformation.html>
- 3.22 Soltani, Abolfazl, and Saeed Sharifian. "An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA." *Microprocessors and Microsystems* 39.7, (2015): 480-493.
- 3.23 Zhang, Xiwei, Meng Li, and Jing Hu. "Optimization and implementation of AES algorithm based on FPGA." *Proceedings of 4th IEEE International Conference on Computer and Communications (ICCC)*, (2018).
- 3.24 Smekal, David, Jan Hajny, and Zdenek Martinasek. "Comparative analysis of different implementations of encryption algorithms on FPGA network cards." *IFAC-PapersOnLine* 51.6, (2018): 312-317.
- 3.25 Noorbasha, F., et al. "FPGA design and implementation of modified AES based encryption and decryption algorithm." *Int. J. Innov. Technol. Explor. Eng* 8, (2019): 132-136.
- 3.26 Chen, Shuang, Wei Hu, and Zhenhao Li. "High performance data encryption with AES implementation on FPGA." *Proceedings of 5th IEEE Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing,(HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS)*. IEEE, (2019).
- 3.27 Liu, Wei, et al. "Ssd: Single shot multibox detector." *European conference on computer vision*.

Springer, (2016).

3.28 Ren, Shaoqing, et al. "Faster r-cnn: Towards real-time object detection with region proposal networks." *arXiv preprint arXiv:1506.01497*, (2015).

3.29 Redmon, Joseph, and Ali Farhadi. "YOLO 9000: better, faster, stronger." *Proceedings of IEEE conference on computer vision and pattern recognition*, (2017).

3.30 Redmon, Joseph, and Ali Farhadi. "YOLO v3: An incremental improvement." *arXiv preprint arXiv:1804.02767*, (2018).

3.31 Zhang, Jianming, et al. "A real-time chinese traffic sign detection algorithm based on modified YOLO v2." *Algorithms* 10.4, (2017): 127.

3.32 Wang, Lei, et al. "Automatic thyroid nodule recognition and diagnosis in ultrasound imaging with the YOLO v2 neural network." *World journal of surgical oncology* 17.1, (2019): 1-9.

3.33 Zhang, Chen, et al. "Optimizing fpga-based accelerator design for deep convolutional neural networks." *Proceedings of ACM/SIGDA international symposium on field-programmable gate arrays*, (2015).

3.34 Sharma, Hardik, et al. "From high-level deep neural models to FPGAs." *Proceedings of 49<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO)*, (2016).

3.35 Alwani, Manoj, et al. "Fused-layer CNN accelerators." *Proceedings of 49th IEEE/ACM International Symposium on Microarchitecture (MICRO)*, (2016).

3.36 Nguyen, Duy Thanh, et al. "An approximate memory architecture for a reduction of refresh power consumption in deep learning applications." *Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)*, (2018).

3.37 Rastegari, Mohammad, et al. "Xnor-net: Imagenet classification using binary convolutional neural networks." *European conference on computer vision*. Springer, (2016).

3.38 Zhou, Aojun, et al. "Incremental network quantization: Towards lossless cnns with low-precision weights." *arXiv preprint arXiv:1702.03044*, (2017).

3.39 Courbariaux, Matthieu, et al. "Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or-1." *arXiv preprint arXiv:1602.02830*, (2016).

3.40 Sun, Fan, et al. "A high-performance accelerator for large-scale convolutional neural networks." *Proceedings of IEEE International Symposium on Parallel and Distributed Processing with Applications and International Conference on Ubiquitous Computing and Communications (ISPA/IUCC)*, (2017).

3.41 Shen, Yongming, Michael Ferdman, and Peter Milder. "Maximizing CNN accelerator efficiency through resource partitioning." *Proceedings of 44<sup>th</sup> IEEE Annual International Symposium on Computer Architecture (ISCA)*, (2017).

3.42 Xiao, Qingcheng, et al. "Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs." *Proceedings of 54th Annual Design Automation Conference*, (2017).

3.43 Li, Huimin, et al. "A high performance FPGA-based accelerator for large-scale convolutional neural networks." *Proceedings of 26<sup>th</sup> IEEE International Conference on Field Programmable Logic and Applications (FPL)*, (2016).

- 3.44 Ma, Yufei, et al. "An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks." *Proceedings of 27th IEEE International Conference on Field Programmable Logic and Applications (FPL)*, (2017).
- 3.45 Winograd, Shmuel. *Arithmetic complexity of computations*. Vol. 33. Siam, (1980).
- 3.46 Aydonat, Utku, et al. "An opencl™ deep learning accelerator on arria 10." *Proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, (2017).
- 3.47 Lu, Liqiang, et al. "Evaluating fast algorithms for convolutional neural networks on FPGAs." *Proceedings of 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, (2017).
- 3.48 Umuroglu, Yaman, et al. "Finn: A framework for fast, scalable binarized neural network inference." *Proceedings of International Symposium on Field-Programmable Gate Arrays*, (2017).
- 3.49 Liang, Shuang, et al. "FP-BNN: Binarized neural network on FPGA." *Neurocomputing* 275, (2018): 1072-1086.
- 3.50 Preußer, Thomas B., et al. "Inference of quantized neural networks on heterogeneous all-programmable devices." *Proceedings of IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, (2018).
- 3.51 Arcos-Garcia, Alvaro, Juan A. Alvarez-Garcia, and Luis M. Soria-Morillo. "Evaluation of deep neural networks for traffic sign detection systems." *Neurocomputing* 316, (2018): 332-344.
- 3.52 Nakahara, Hiroki, et al. "A lightweight YOLO v2: A binarized CNN with a parallel support vector regression for an FPGA." *Proceedings of ACM/SIGDA International Symposium on field-programmable gate arrays*, (2018).
- 3.53 Nguyen, Duy Thanh, et al. "A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 27.8, (2019): 1861-1873.
- 4.1 Mousoulotis, Panagiotis G., and Loukas P. Petrou. "Cnn-grinder: From algorithmic to high-level synthesis descriptions of cnns for low-end-low-cost fpga socs." *Microprocessors and Microsystems* 73, (2020): 102990.
- 4.2 Wang, Teng, et al. "A survey of FPGA based deep learning accelerators: Challenges and opportunities." *arXiv preprint arXiv:1901.04988*, (2018): 1-10.
- 4.3 Wang, Teng, et al. "An Overview of FPGA Based Deep Learning Accelerators: Challenges and Opportunities." *Proceedings of 21st IEEE International Conference on High Performance Computing and Communications; 17th International Conference on Smart City; 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS)*, (2019).
- 4.4 Li, Xiuxian, and Lihua Xie. "Distributed algorithms for computing a fixed point of multi-agent non expansive operators." *Automatica* 122, (2020): 109286.
- 4.5 Yadav, Suman, et al. "A novel approach for optimal design of digital FIR filter using grasshopper optimization algorithm." *ISA transactions* 108, (2021): 196-206.
- 4.6 Chaple, Girish N., R. D. Daruwala, and Manoj S. Gofane. "Comparisons of Robert, Prewitt, Sobel operator based edge detection methods for real time uses on FPGA." *Proceedings of IEEE International Conference on Technologies for Sustainable Development (ICTSD)*, (2015).

- 4.7 Chaple, Girish, and R. D. Daruwala. "Design of Sobel operator based image edge detection algorithm on FPGA." *Proceedings of IEEE International Conference on Communication and Signal Processing*, (2014).
- 4.8 Israni, Sheetal, and Swapnil Jain. "Edge detection of license plate using Sobel operator." *Proceedings of IEEE International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, (2016).
- 4.9 Amara, Abdelkader Ben, Edwige Pissaloux, and Mohamed Atri. "Sobel edge detection system design and integration on an FPGA based HD video streaming architecture." *Proceedings of 11th IEEE International Design & Test Symposium (IDT)*, (2016).
- 4.10 Eetha, Sagar, Sonali Agrawal, and Srikanth Neelam. "Zynq FPGA based system design for video surveillance with Sobel Edge Detection." *Proceedings of IEEE International Symposium on Smart Electronic Systems (iSES)(Formerly iNiS)*, (2018).
- 4.11 MATLAB HDL Coder <https://www.mathworks.com/products/hdl-coder.html>
- 4.12 MATLAB HDL Verifier <https://www.mathworks.com/products/hdl-verifier.html>
- 4.13 MathWorks Sobel edge detection with vision HDL toolbox.  
<https://www.mathworks.com/help/hdlverifier/examples/sobel-edge-detection-algorithm-with-computer-vision-system-toolbox.html>
- 4.14 Koyuncu, İsmail, et al. "Edge detection application with FPGA based Sobel operator." *Proceedings of 23rd IEEE Signal Processing and Communications Applications Conference (SIU)*, (2015).
- 4.15 Singh, Sanjay, et al. "Area optimized FPGA-based implementation of the Sobel compass edge detector." *International Scholarly Research Notices*, (2013).
- 4.16 Cabani, Cristina. "Implementation of an affine-invariant feature detector in field-programmable gate arrays." *Masters Abstracts International*. Vol. 45. No. 03, (2006).
- 4.17 Defa, Hu, S. Hailiang, and J. Weijin. "Infrared and visible image fusion based on shiftable complex directional pyramid transform and SUSAN edge detector." *Ukrainian journal of physical optics* 19, № 4, (2018): 199-210.
- 4.18 Sánchez, Javier, Nelson Monzón, and Agustín Salgado De La Nuez. "An analysis and implementation of the harris corner detector." *Image Processing On Line*, (2018).
- 4.19 Liu, Shaohui, et al. "Real-time implementation of harris corner detection system based on fpga." *Proceedings of IEEE International Conference on Real-time Computing and Robotics (RCAR)*, (2017).
- 4.20 Xu, Chengda, and Yunshan Bai. "Implementation Of Harris Corner Matching Based On FPGA." *Proceedings of 6th Atlantis Press International Conference on Energy and Environmental Protection*, (2017).
- 4.21 Chao, Tak Lon, and Kin Hong Wong. "An efficient FPGA implementation of the Harris corner feature detector." *Proceedings of 14th IEEE IAPR International Conference on Machine Vision Applications (MVA)*, (2015).
- 4.22 Lee, Chia-Yen, et al. "A modified Harris corner detection for breast IR image" *Mathematical Problems in Engineering*, (2014).



- 4.23 Komorkiewicz, Mateusz, et al. "FPGA based system for real-time structure from motion computation." *Proceedings of IEEE Conference on Design and Architectures for Signal and Image Processing (DASIP)*, (2015).
- 4.24 Kakkavas, Grigorios, et al. "A Software Defined Radio Cross-layer Resource Allocation Approach for Cognitive Radio Networks: From Theory to Practice." *IEEE Transactions on Cognitive Communications and Networking* 6.2, (2020): 740–755.
- 4.25 Liu, Wei, et al. "Enabling virtual radio functions on software defined radio for future wireless networks." *Wireless Personal Communications* 113.3, (2020): 1579–1595.
- 4.26 Datta, Debarshi, Partha Mitra, and Himadri Sekhar Dutta. "FPGA implementation of high performance digital down converter for software defined radio." *Microsystem Technologies*, (2019): 1-10.
- 4.27 Liu, Xue, et al. "Design and FPGA implementation of a reconfigurable digital down converter for wideband applications." *IEEE Transactions on very large scale integration (vlsi) systems* 25.12, (2017): 3548-3552.
- 4.28 Maiti, Gourab, et al. "Variable fractional rate digital down converter for satellite communication." *Proceedings of 9<sup>th</sup> IEEE Latin-American Conference on Communications (LATINCOM)*, (2017).
- 4.29 Shao, Mingshan, Peng Zhang, and Zhonghua Zhang. "Realization of digital down conversion in pulse radar receiver." *MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)*. IEEE, (2016).
- 4.30 Obradović, Vuk, et al. "Practical implementation of digital down conversion for wideband direction finder on FPGA." *Scientific Technical Review* 66.4, (2016): 40-46.
- 4.31 Rana, Kamlesh Kumar, Sachin Tripathi, and Ram Shringar Raw. "Inter-vehicle distance-based location aware multi-hop routing in vehicular ad-hoc network." *Journal of Ambient Intelligence and Humanized Computing* 11.11, (2020): 5721-5733.
- 4.32 Kong, Hee-Kyung, Myoung Ki Hong, and Tae-Sung Kim. "Security risk assessment framework for smart car using the attack tree analysis." *Journal of Ambient Intelligence and Humanized Computing* 9.3, (2018): 531-551.
- 4.33 Rijmen, Vincent, and Joan Daemen. "Advanced encryption standard." *Proceedings of Federal Information Processing Standards Publications, National Institute of Standards and Technology*, (2001): 19–22.
- 4.34 Paar, Christof, and Jan Pelzl. *Understanding cryptography: a textbook for students and practitioners*. Springer Science & Business Media, (2009).
- 4.35 Soltani, Abolfazl, and Saeed Sharifian. "An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA." *Microprocessors and Microsystems* 39.7, (2015): 480-493.
- 4.36 Zhang, Xiwei, Meng Li, and Jing Hu. "Optimization and implementation of AES algorithm based on FPGA." *Proceedings of 4th IEEE International Conference on Computer and Communications (ICCC)*, (2018).
- 4.37 Smekal, David, Jan Hajny, and Zdenek Martinasek. "Comparative analysis of different implementations of encryption algorithms on FPGA network cards." *IFAC-PapersOnLine* 51.6, (2018): 312-317.
- 4.38 Noorbasha, F., et al. "FPGA design and implementation of modified AES based encryption and

- decryption algorithm." *Int. J. Innov. Technol. Explor. Eng* 8, (2019): 132-136.
- 4.39 Chen, Shuang, Wei Hu, and Zhenhao Li. "High performance data encryption with AES implementation on FPGA." *Proceedings of 5th IEEE Intl Conference on Big Data Security on Cloud (BigDataSecurity), Intl Conference on High Performance and Smart Computing,(HPSC) and Intl Conference on Intelligent Data and Security (IDS)*, (2019).
- 5.1 Ziebinski, Adam, et al. "A survey of ADAS technologies for the future perspective of sensor fusion." *Proceedings of Springer International Conference on Computational Collective Intelligence*, (2016).
- 5.2 Ziebinski, Adam, et al. "Review of advanced driver assistance systems (ADAS)." *AIP Conference Proceedings*. Vol. 1906. No. 1. AIP Publishing LLC, (2017).
- 5.3 Zhong, Ziguo, et al. "Camera radar fusion for increased reliability in adas applications." *Electronic Imaging* 2018.17, (2018): 258-1.
- 5.4 Deloitte Services Network.  
<https://www.motor1.com/news/420628/electronic-s-40-percent-new-car-price/>
- 5.5 Murray Slovick, Use FPGAs to streamline Automotive Electronics.  
<https://www.electronicdesign.com/markets/automotive/document/21805451/use-fpgas-to-streamline-automotive-electronics-pdf-download>
- 5.6 MATLAB HDL Verifier <https://www.mathworks.com/products/hdl-verifier.html>
- 5.7 Lin, Jau-Jr, et al. "Design of an FMCW radar baseband signal processing system for automotive application." *SpringerPlus* 5.1, (2016): 1-16.
- 5.8 Feger, Reinhard, Andreas Haderer, and Andreas Stelzer. "Experimental verification of a 77-GHz synthetic aperture radar system for automotive applications." *Proceedings of IEEE MTT-S International Conference on Microwaves for Intelligent Mobility (ICMIM)*, (2017).
- 5.9 Yue, Haitao, and Chengfa Xu. "A Method for Precise Distance and Velocity Measurement of Automotive Radar." *Proceedings of Atlantis Press International Conference on Computer, Network, Communication and Information Systems (CNCI)*, (2019).
- 5.10 Zeng, Le-tian, et al. "Verification of Imaging Algorithm for Signal Processing Software within Synthetic Aperture Radar (SAR) System." *Scientific Programming*, (2019).
- 5.11 Sithara, A., Jerin K. James, and D. Anuradha. "FPGA-based Implementation of Signal Processing for Through Wall Imaging Radar." *Proceedings of 11th International Radar Symposium India*, (2017).
- 5.12 Suleymanov, Suleyman. *Design and implementation of an FMCW Radar signal processing module for automotive applications*. MS thesis. University of Twente, (2016).
- 5.13 Altera White Paper, Implementing Digital Processing for Automotive RADAR using SoCs.  
<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01183-automotive-radar-socfpga.pdf>
- 5.14 MATLAB HDL Coder <https://www.mathworks.com/products/hdl-coder.html>
- 5.15 MathWorks HDL coder Resource Sharing  
<https://in.mathworks.com/help/hdlcoder/examples/resource-sharing-for-area-optimization.html>
- 5.16 MathWorks HDL coder Distributed Pipelining  
<https://in.mathworks.com/help/hdlcoder/examples/distributed-pipelining-speed-optimization.html>

5.17 Luthra, Siddhant, "High Level Synthesis and Evaluation of an Automotive RADAR Signal Processing algorithm for FPGAs". *Electronic Theses and Dissertations*. 7274. <https://scholar.uwindsor.ca/etd/7274>, (2017)

6.1 Wong, et al. "Low bit width CNN Accelerator on FPGA using winograd and block floating point arithmetic" *Proceedings of IEEE computer society annual symposium on VLSI(ISVLSI)*, (2021).

6.2 Cho, et al. "Implementation of data-optimized FPGA-based accelerator for convolutional neural network" *Proceedings of IEEE international conference on Electronics, Information, and Communication(ICEIC)*, (2020)

6.3 Wu, et al. "Low precision floating point arithmetic for high performance FPGA based CNN acceleration." *ACM Transactions on Reconfigurable Technology and Systems(TRETS)* 15.1, (2021): 1-21.

6.4 Zhang, et al. "FPGA implementation for CNN based optical remote sensing object detection" *Electronics* 10.3,(2021): 282.