

List of figures

Figure 1.1. Abstraction levels in VLSI design flow.....	2
Figure 1.2. High-level synthesis flow of VLSI designs.....	4
Figure 2.1. Steps involved in high-level synthesis.....	9
Figure 2.2. Retiming in designs using registers.....	12
Figure 2.3. Dead code elimination in HLS.....	13
Figure 2.4. Logic reordering and effect on latency.....	13
Figure 2.5. False timing path between two flip-flops.....	14
Figure 2.6 (A & B). Latch-based clock gating and Isolation cell.....	16
Figure 2.7 (A, B & C). Without, partial and full unrolling optimization.....	22
Figure 3.1 (A & B). Fixed-point bandpass filter design and simulation in MATLAB and Simulink.....	27
Figure 3.2. QPSK modulator block diagram.....	29
Figure 3.3 (A & B). QPSK modulator design and verification using MATLAB and Simulink and HDL code generated using HDL coder.....	29
Figure 3.4. Top-Level Implementation of MIPS processor system with memory.....	32
Figure 3.5. MIPS data path model.....	33
Figure 3.6. MIPS processor controller.....	33
Figure 3.7. (A, B & C). Affine transform to calculate S-box , S-box representing each element and Psuedo-code for byte substitution.....	38
Figure 3.8. Shift rows function on block cipher.....	38
Figure 3.9. Mix column function on block cipher.....	39
Figure 3.10. Functional stages of AES.....	40
Figure 3.11. CTR mode of operation for AES Algorithm.....	42
Figure 3.12. Algorithm model for the advanced encryption standard.....	42
Figure 3.13. HLS model simulation results of AES.....	44
Figure 3.14 (A & B). Effect of the pipelining directive on loops.....	51
Figure 4.1. Algorithm for application-specific bit width for intermediate data nodes.....	59
Figure 4.2. Fixed-point bandpass filter design fed with chirp signal input.....	60
Figure 4.3. Magnitude response of bandpass FIR filter.....	61
Figure 4.4. Sobel operator applied on input image pixels.....	64
Figure 4.5. Multiplication and additions using the Sobel operator.....	65
Figure 4.6. 1920 × 1080 image before and after Sobel edge filtering.....	66
Figure 4.7. Functional RTL simulation results for HDL implementation of Sobel edge filter.....	66
Figure 4.8. Cascaded stages of Harris corner detector.....	70

Figure 4.9. HLS model for the Harris corner detection algorithm.....	71
Figure 4.10. Input and output images from MATLAB and FPGA models.....	71
Figure 4.11. HLS model of Harris corner detector using application-specific bit widths.....	72
Figure 4.12. FPGA simulation results of Harris corner detection algorithm.....	73
Figure 4.13. Block diagram of a digital down converter.....	76
Figure 4.14. Time domain response for the digital down converter.....	78
Figure 4.15. Frequency domain response for digital down converter.....	78
Figure 4.16. Digital down converter using floating-point data types.....	79
Figure 4.17. Fixed-point (optimal bit width) implementation of digital down converter.....	79
Figure 4.18. RTL Simulation results for digital down converter.....	80
Figure 4.19. Frequency domain response for DDC running on FPGA superimposed on MATLAB model output.....	80
Figure 4.20. Psuedo-code for AES algorithm using floating-point data types.....	85
Figure 4.21. HLS simulation results for the AES encryption algorithm.....	86
Figure 5.1. RADAR signal transmission and received echo.....	93
Figure 5.2. End-to-end automotive RADAR system model.....	94
Figure 5.3. FMCW transmission spectrum for automotive RADAR echo.....	95
Figure 5.4. Range and Doppler map based on echo received from the target.....	96
Figure 5.5. HLS directives of resource sharing and distributed pipelining.....	98

List of tables

Table 3.1. Kintex 7 FPGA implementation results for BP filter (HLS optimized).....	27
Table 3.2. Kintex 7 FPGA implementation results for BP filter (hand-coded RTL).....	27
Table 3.3. Kintex 7 FPGA implementation results for QPSK modulator (HLS optimized).....	30
Table 3.4. Kintex 7 FPGA implementation results for QPSK modulator (hand-coded RTL).....	30
Table 3.5. Virtex 7 FPGA resource utilization for proposed MIPS implementation.....	34
Table 3.6. Comparison of FPGA implementation results of MIPS for Virtex 7.....	35
Table 3.7. Functions in AES implementation and applied HLS directives.....	43
Table 3.8. Base implementation results of AES on Kintex 7.....	45
Table 3.9. HLS directives optimized implementation of AES on Kintex 7.....	46
Table 3.10. Comparison of AES synthesis results with the literature.....	47
Table 3.11. Implementation results on Zynq for YOLO v2 using HLS directives.....	53
Table 3.12. Comparison of the YOLO v2 Implementation results.....	54
Table 4.1. Kintex 7 implementation results for bandpass FIR filter.....	61
Table 4.2. Kintex 7 implementation results for bandpass FIR filter (using bit width optimization).....	61
Table 4.3. Proposed Sobel edge detector implementation for Kintex 7.....	67
Table 4.4. Comparison results with benchmark implementation for Sobel edge (Kintex 7).....	68
Table 4.5. Comparison results with literature for Sobel edge.....	68
Table 4.6. FPGA implementation reports for Harris corner detector (Zynq).....	73
Table 4.7. Comparison of results with the literature for Harris corner detector (Zynq).....	74
Table 4.8. Kintex 7 implementation results for the digital down converter.....	81
Table 4.9. Comparison of results with literature for the digital down converter.....	81
Table 4.10. Proposed AES implementation on Kintex 7 FPGA.....	87
Table 4.11. AES algorithm implementation result comparison with the literature.....	87
Table 5.1. RADAR characteristics based on range.....	92
Table 5.2. Verification test results with modeling of multiple targets.....	96
Table 5.3. Synthesis reports targeting Xilinx Kintex-7 FPGA: RADAR processor.....	97
Table 5.4. Synthesis reports for Kintex7: comparison with the literature.....	99
Table 5.5. Synthesis reports for Virtex6: comparison with the literature.....	99
Table 5.6. Calculation errors: comparison with the literature :RADAR processor.....	100