

List of Figures

1.1	Multiplication steps	2
1.2	Subtraction of 31 from 19 (a) Subtraction using addition of equation 1.1 (b) Subtraction using equation 1.2.	6
1.3	Example of carry propagation free addition.	8
1.4	Properties of RB number (a) The -ve of -12 is obtained by inverting all the bits i.e. same as changing the sign of all non zero numbers (b) Multiplication of -12 by 4 is shifting it left by two position and padding by (0,0) in two least significant bit positions.	8
1.5	RB to NB conversion using the equivalent bit conversion algorithm.	9
2.1	A 16 x 16 bit non-Booth encoding.	12
2.2	Multiplication of two 16-bit numbers using radix-4 MBE	14
2.3	Multiplication of two 16-bit numbers using radix-8 encoding	16
2.4	Booth encoders and selectors (a) BE-I (b) BS-I (c) BE-II (d) BS-II (e) BE-III (f) BS-III	19
2.5	New circuits (a) BE-new (b) BS-new (c) Ground less XNOR (d) n-channel multiplexer.	20
2.6	(a) Inputs applied to BE-BS combinations and the plots for normalized (b) Delay (c) Power (d) Energy delay product.	23
2.7	Two input XOR gate	24
2.8	Example of partial product generation using radix-64 algorithm.	28
2.9	Partial product selector.	30
3.1	Full adder.	34

3.2	Multiplication two 16 bit signed binary number using radix- 4 Booth encoding.	34
3.3	(a) Architecture of conventional and delay optimized array multiplier for 16-bit operand multiplication (b) The full adder and half adder used in multiplier (c) Cell structure used in conventional array multiplier (d) Cell structure used in delay optimized array multiplier	36
3.4	Accumulation of partial products along with delay involved in every row for a delay optimized array multiplier.	37
3.5	Operand size vs delay (in terms of T_{XOR}) of conventional multiplier and array multiplier.	38
3.6	Accumulation of six partial products using (a) Array and (b) Wallace tree method.	39
3.7	Partial product accumulation of 14 th column in a 16x16 multiplication.	40
3.8	Various 4:2 compressors and inputs given to them (a) General 4:2 Compressor using full adder (b) CMOS adder used in 4:2 compressor (c) MUX 4:2 compressor (d) SERF 4:2 compressor (e) DB adder used in 4:2 compressors. (f) Input combinations for 4:2 compressors	45
3.9	(a) Channel length vs normalized delay (b) Channel length vs normalized power (c) Channel length vs normalized delay power product.	46
3.10	Partial product accumulation of 14 th column in a 16x16 multiplication using 4:2 compressors.	47
3.11	Example of partial product accumulation using RB adder.	49
3.12	Partial product accumulation of RB partial product rows generated from NB partial product rows in a 16x16 multiplication using RB adder	54

3.13	Normalized delay comparison of different accumulation methods (a) Delay of conventional array (ArrayC), delay optimized array (ArrayDO), Wallace tree using 3:2 compressor (Wallace32), Wallace tree using 4:2 compressor (Wallace42) and Wallace tree using RB adder (WallaceRB) Vs multiplier operand size (b) Delay of Wallace32, Wallace42 and WallaceRB with multiplier operand size for better resolution.	55
4.1	8-bit carry look ahead adder.	60
4.2	Delay analysis of basic cells used in CLA (a) A- cell (b) B- cell	61
4.3	(a) Circuit of RB to NB converter. Here $A = X^+$, $B = \overline{X^-}$, $C = Y^+$, $D = \overline{Y^-}$ (b) Multiplexer	63
4.4	8-bit equivalent bit converter.	63
4.5	Comparison between CLA and EBC (a) Channel length Vs normalized delay for 8-bit addition (b) Channel length Vs power for 8-bit addition (c) Channel length Vs delay power product for 8-bit addition (d) Channel length Vs delay power product for 16-bit addition.	64
4.6	An example of addition of two NB numbers using EBCA.	65
4.7	A 16-bit carry look ahead equivalent bit converter.	66
4.8	An 8-bit EBC used in 16-bit CLEBC.	67
4.9	Circuit for obtaining generate signal (a) g_1 in EBC1, g_2 in EBC2 and g_3 in EBC3 (b) g_0 in EBC0.	67
4.10	Comparison of delay performance of CLA and CLEBC.	68
4.11	Comparison of delay performance of CLA and CLEBC in terms of T_{XOR2} .	69

5.1	A 16x16 multiplier based on AMCLA architecture.	72
5.2	A 16x16 multiplier based on AMCLEBC architecture.	74
5.3	A 16x16 multiplier based on WM32CLA architecture.	76
5.4	A 16x16 multiplier based on WM32CLEBC architecture.	77
5.5	A 16x16 multiplier based on WM42CLA architecture.	79
5.6	A 16x16 multiplier based on WM42CLEBC architecture.	80
5.7	A 16x16 multiplier based on WMRBCLA architecture.	82
5.8	A 16x16 multiplier based on WMRBCLEBC architecture.	84
5.9	A 16x16 multiplier based on radix64MCLA architecture.	86
5.10	A 16x16 multiplier based on radix64MCLEBC architecture.	88
6.1	Figures of merit of different architectures for 8x8 multiplication.	97
6.2	Figures of merit of different architectures for 16x16 multiplication.	98
6.3	Figures of merit of different architectures for 32x32 multiplication.	99
6.4	Figures of merit of different architectures for 54x54 multiplication.	100
6.5	Figures of merit of different architectures for 64x64 multiplication.	101

List of Tables

1.1	Different models of NAND gate taken from Toshiba library and their delay characteristic for different load.	4
1.2	Delay characteristic of different standard cells.	4
1.3	RB coding scheme.	5
1.4	Computation rules for the first step in carry propagation free addition.	7
1.5	Truth table for RB to NB conversion	9
2.1	Partial product selections in radix-4 encoding.	13
2.2	Partial product selections in radix-4 encoding.	15
2.3	Truth table of MBE.	17
2.4	BE and BS comparisons.	22
2.5	Choosing the S group and T group number from fundamental coefficients	26
3.1	Delay summary of full adder.	34
3.2	Architectural comparisons of array multipliers.	38
3.3	Summary of worst-case delay for partial product accumulation using 32 compressors in Wallace tree.	41
3.4	4:2 Compressor Comparisons.	43
3.5	Summary of worst-case delay for partial product accumulation using 4:2 compressors in Wallace tree.	48
3.6	Rule to generate intermediate sum and intermediate carry.	51
3.6	Summary of worst-case delay for partial product accumulation using RB adder in Wallace tree.	54

4.1	Worst-case delay of different size of CLA adder in terms of normalized gate delay.	61
4.2	Comparisons of CLA and EBC	63
4.3	Worst-case delay of different size of CLEBC in terms of normalized gate delay.	69
5.1	Summary of worst-case delay of AMCLA multipliers of different operand size in terms of T_{XOR} .	72
5.2	Summary of worst-case delay of AMCLEBC multipliers of different operand size in terms of T_{XOR} .	73
5.3	Summary of worst-case delay of WM32CLA multipliers of different operand size in terms of T_{XOR} .	76
5.4	Summary of worst-case delay of WM32CLEBC multipliers of different operand size in terms of T_{XOR} .	77
5.5	Summary of worst-case delay of WM42CLA multipliers of different operand size in terms of T_{XOR} .	79
5.6	Summary of worst-case delay of WM42CLEBC multipliers of different operand size in terms of T_{XOR} .	81
5.7	Summary of worst-case delay of WMRBCLA multipliers of different operand size in terms of T_{XOR} .	83
5.8	Summary of worst-case delay of WMRBCLEBC multipliers of different operand size in terms of T_{XOR} .	84
5.9	Summary of worst-case delay of radix64AMCLA multipliers of different operand size in terms of T_{XOR} .	87

5.10	Summary of worst-case delay of radix64CLEBC multipliers of different operand size in terms of T_{XOR} .	88
6.1	Process technology used in the synthesis of multipliers.	92
6.2	Summary of performance of a 8x8 multiplier using different architecture.	96

Nomenclature

AMCLA	Array multiplier with CLA
AMCLEBC	Array multiplier with CLEBC
BE	Booth encoder
BE-new	New Booth encoder
BS	Booth selector
BS-new	New Booth selector
CLA	Carry look ahead adder
CLEBC	Carry look ahead equivalent bit converter
Cp	Code polarity
CPA	Carry propagate adder
EBC	Equivalent bit converter
EBCA	Equivalent binary conversion algorithm
EDA	Electronic design and automation
EDP	Energy delay product
ENI	Input carry of RB to NB converter based on EBCA
ENO	Output carry of RB to NB converter based on EBCA
GDSII	Graphic data system for information intercgange
LSB	Least significant bit
μ_p	Electron mobility
μ_p	Hole mobility
MBE	Modified Booth's Encoding
MSB	Most significant bit

MUX	Multiplexer
NB	Natural binary
PPRB	RB partial product row
psec	Pico second
Radix64CLA	Radix 64 multiplier with CLA
Radix64CLEBC	Radix 64 multiplier with CLEBC
RB	Redundant binary
RBA	Redundant binary adder
RBAA	RB adder with all code input
RBAL	RB adder with limited input
RTL	Resister transfer logic
SD	Signed digit
SERF	Static energy recovery full adder
Sgr	S group
T	Delay of a two input XOR gate
T_{AND2}	Delay of a two input AND gate
Tgr	T group
T_{OR2}	Delay of a two input OR gate
T_{XOR}	Delay of a two input XOR gate
VHDL	Very high-density hardware description language
WM32CLA	Wallace tree multiplier using 3:2 compressors with CLA
WM32CLEBC	Wallace tree multiplier using 3:2 compressors with CLEBC
WM42CLA	Wallace tree multiplier using 4:2 compressors with CLA

WM42CLEBC	Wallace tree multiplier using 4:2 compressors with CLEBC
WMRBCLA	Wallace tree multiplier using RB adder with CLA
WMRBCLEBC	Wallace tree multiplier using RB adder with CLEBC