DSpace logo

Browsing by Author Rao, V. Ramgopal

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 17 to 36 of 371 < previous   next >
Issue DateTitleAuthor(s)
2015-08Anomalous Width Dependence of Gate Current in High- K Metal Gate nMOS TransistorsRao, V. Ramgopal
1998-11Application of charge pumping technique for sub-micron MOSFET characterizationRao, V. Ramgopal
2003-01Application of look-up table approach to high-K gate dielectric MOS transistor circuitsRao, V. Ramgopal
2018-10Application of Mono Layered Graphene Field Effect Transistors for Gamma Radiation DetectionRao, V. Ramgopal
2016Asymmetric immobilization of antibodies on a piezo-resistive micro-cantilever surfaceRao, V. Ramgopal
2010Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design frameworkRao, V. Ramgopal
2009Automated design and optimization of circuits in emerging technologiesRao, V. Ramgopal
2009Benchmarking the device performance at sub 22 nm node technologies using an SoC frameworkRao, V. Ramgopal
2010A Binary Tunnel Field Effect Transistor with a Steep Sub-threshold Swing and Increased ON CurrentRao, V. Ramgopal
2009-10Bio-functionalization of silicon nitride-based piezo-resistive microcantileversRao, V. Ramgopal
2007-08Border-Trap Characterization in High-κ Strained-Si MOSFETsRao, V. Ramgopal
2015Bottom-up meets top down: An integrated approach for nano-scale devicesRao, V. Ramgopal
2011-08Bottom-up method for work function tuning in high-k/metal gate stacks in advanced CMOS technologiesRao, V. Ramgopal
2009-02A CAD-compatible closed form approximation for the inversion charge areal density in double-gate MOSFETsRao, V. Ramgopal
1999-09Capacitance Degradation due to Fringing Field in Deep Sub-Micron MOSFETs with High-K Gate DielectricsRao, V. Ramgopal
2015Carbon black nanocomposite piezoresistive microcantilevers with reduced percolation thresholdRao, V. Ramgopal
1999Channel engineering for high speed sub-1.0 V power supply deep sub-micron CMOSRao, V. Ramgopal
2009-06Characterization of interface and oxide traps in Ge pMOSFETs based on DCIV techniqueRao, V. Ramgopal
2001-10Characterization of lateral asymmetric channel (LAC) thin film SOI MOSFETsRao, V. Ramgopal
2021-11Charge Carrier Doping As Mechanism of Self-Assembled Monolayers Functionalized Electrodes in Organic Field Effect TransistorsRao, V. Ramgopal