Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
BITS Pilani Institutional Repository
Browsing by Author Rao, V. Ramgopal
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 21 to 40 of 371
< previous
next >
Issue Date
Title
Author(s)
2016
Asymmetric immobilization of antibodies on a piezo-resistive micro-cantilever surface
Rao, V. Ramgopal
2010
Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design framework
Rao, V. Ramgopal
2009
Automated design and optimization of circuits in emerging technologies
Rao, V. Ramgopal
2009
Benchmarking the device performance at sub 22 nm node technologies using an SoC framework
Rao, V. Ramgopal
2010
A Binary Tunnel Field Effect Transistor with a Steep Sub-threshold Swing and Increased ON Current
Rao, V. Ramgopal
2009-10
Bio-functionalization of silicon nitride-based piezo-resistive microcantilevers
Rao, V. Ramgopal
2007-08
Border-Trap Characterization in High-κ Strained-Si MOSFETs
Rao, V. Ramgopal
2015
Bottom-up meets top down: An integrated approach for nano-scale devices
Rao, V. Ramgopal
2011-08
Bottom-up method for work function tuning in high-k/metal gate stacks in advanced CMOS technologies
Rao, V. Ramgopal
2009-02
A CAD-compatible closed form approximation for the inversion charge areal density in double-gate MOSFETs
Rao, V. Ramgopal
1999-09
Capacitance Degradation due to Fringing Field in Deep Sub-Micron MOSFETs with High-K Gate Dielectrics
Rao, V. Ramgopal
2015
Carbon black nanocomposite piezoresistive microcantilevers with reduced percolation threshold
Rao, V. Ramgopal
1999
Channel engineering for high speed sub-1.0 V power supply deep sub-micron CMOS
Rao, V. Ramgopal
2009-06
Characterization of interface and oxide traps in Ge pMOSFETs based on DCIV technique
Rao, V. Ramgopal
2001-10
Characterization of lateral asymmetric channel (LAC) thin film SOI MOSFETs
Rao, V. Ramgopal
2021-11
Charge Carrier Doping As Mechanism of Self-Assembled Monolayers Functionalized Electrodes in Organic Field Effect Transistors
Rao, V. Ramgopal
1998-05
Charge injection using gate-induced-drain-leakage current for characterization of plasma edge damage in CMOS devices
Rao, V. Ramgopal
1997-03
Charge trapping behaviour in deposited and grown thin metal-oxide-semiconductor gate dielectrics
Rao, V. Ramgopal
2009
Chemical Vapor Deposition Precursors for High Dielectric Oxides: Zirconium and Hafnium Oxide
Rao, V. Ramgopal
2003-10
CHISEL programming operation of scaled NOR flash EEPROMs-effect of voltage scaling, device scaling and technological parameters
Rao, V. Ramgopal