BITS Pilani Institutional Repository: Browsing DSpace

Browsing by Author Rao, V. Ramgopal

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 322 to 341 of 371 < previous next >

Issue Date	Title	Author(s)
2015	Source/drain engineering in OFETs using self assembled monolayers of metal complexed porphyrins	Rao, V. Ramgopal
2018	A spectroscopy and microscopy study of Parylene-C OFETs for explosive sensing	Rao, V. Ramgopal
2015	Spin-coatable, photopatternable magnetic nanocomposite thin films for MEMS device applications	Rao, V. Ramgopal
2021-02	Stand-by Power Reduction Using Experimentally Demonstrated Nano-Electromechanical Switch in CMOS Technologies	Rao, V. Ramgopal
2002	Status and Trends in Molecular Electronics	Rao, V. Ramgopal
2022-08	Strain induced anisotropic effect on electron mobility in C60 based organic field effect transistors	Rao, V. Ramgopal
1999-09	A study of 100 nm channel length asymmetric channel MOSFET by using charge pumping	Rao, V. Ramgopal
2001-09	Study of Degradation in Channel Initiated Secondary Electron Injection Regime	Rao, V. Ramgopal
2022	Study of Gold nanoparticles binding dynamics on functionalized surface by ATR-evanescent wave absorption method	Rao, V. Ramgopal
2001-10	A study of hot-carrier induced interface-trap profiles in lateral asymmetric channel MOSFETs using a novel charge pumping technique	Rao, V. Ramgopal
2020-01	A study of surface stress and flexural rigidity of symmetrically and asymmetrically biofunctionalized microcantilevers	Rao, V. Ramgopal
1998-09	A Study of the Effect of Plasma Etch Damage on Sub-Micron MOSFET's Flicker Noise Properties	Rao, V. Ramgopal
2013-08	Sub 0.5V Operation of Performance Driven Mobile Systems Based on Area Scaled Tunnel FET Devices	Rao, V. Ramgopal
1998-10	Sub-0.18 /spl mu/m SOI MOSFETs using lateral asymmetric channel profile and Ge pre-amorphization salicide technology	Rao, V. Ramgopal
2001-07	Sub-100 nm CMOS circuit performance with high-K gate dielectrics	Rao, V. Ramgopal
2008	Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference?	Rao, V. Ramgopal
2020-09	Sub-50-mV Nanoelectromechanical Switch Without Body Bias	Rao, V. Ramgopal
2004-07	Sub-threshold Swing Degradation due to Localized Charge Storage in SONOS Memories	Rao, V. Ramgopal
2005-03	Superior hot carrier reliability of single halo (SH) silicon-on-insulator (SOI) nMOSFET in analog applications	Rao, V. Ramgopal
2002	Suppression of boron penetration by hot wire CVD polysilicon	Rao, V. Ramgopal

Showing results 322 to 341 of 371 < previous next >