DSpace logo

Browsing by Author Rao, V. Ramgopal

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 77 to 96 of 371 < previous   next >
Issue DateTitleAuthor(s)
2009-09Drain current model for nanoscale double-gate MOSFETsRao, V. Ramgopal
2007Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2Rao, V. Ramgopal
2008-08Drain Current Model Including Velocity Saturation for Symmetric Double-Gate MOSFETsRao, V. Ramgopal
2015-02Drain extended MOS device design for integrated RF PA in 28nm CMOS with optimized FoM and ESD robustnessRao, V. Ramgopal
2020-02E-Nose: Multichannel Analog Signal Conditioning Circuit With Pattern Recognition for Explosive SensingRao, V. Ramgopal
2012-07Effect of Central Metal Ion on Molecular Dipole in Porphyrin Self-Assembled MonolayersRao, V. Ramgopal
2020-07Effect of Device Dimensions, Layout and Pre-Gate Carbon Implant on Hot Carrier Induced Degradation in HKMG nMOS TransistorsRao, V. Ramgopal
2001Effect of Fringing Capacitances in Sub 100 nm MOSFET's with High-K Gate DielectricsRao, V. Ramgopal
2002-05The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performanceRao, V. Ramgopal
2004-09The effect of LAC doping on deep submicrometer transistor capacitances and its influence on device RF performanceRao, V. Ramgopal
2016-03Effect of Metal Gate Granularity Induced Random Fluctuations on Si Gate-All-Around Nanowire MOSFET 6-T SRAM Cell StabilityRao, V. Ramgopal
2003Effect of programming biases on the reliability of CHE and CHISEL flash EEPROMsRao, V. Ramgopal
2018Effect of surface passivation process for AlGaN/GaN HEMT heterostructures using phenol functionalized-porphyrin based organic moleculesRao, V. Ramgopal
2011-02Effect of Technology Scaling on MOS Transistor Performance with High-K Gate DielectricsRao, V. Ramgopal
2011Effective dielectric thickness Scaling for High-K Gate Dielectric MOSFETsRao, V. Ramgopal
2004Effectiveness of Optimum Body Bias for Leakage Reduction in High-K CMOS CircuitsRao, V. Ramgopal
2006-08The Effects of Varying Tilt Angle of Halo Implant on the Performance of Sub 100nm LAC MOSFETsRao, V. Ramgopal
2021-04Efficient 1-V Boost Converter Using Sub-50-mV NEMS Without Body BiasRao, V. Ramgopal
2007-12Electret mechanism, hysteresis, and ambient performance of sol-gel silica gate dielectrics in pentacene field-effect transistorsRao, V. Ramgopal
1998-05Electric field tailoring in MBE-grown vertical sub-100 nm MOSFETsRao, V. Ramgopal