BITS Pilani Institutional Repository: Browsing DSpace

Browsing by Author Gupta, Anu

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 6 to 25 of 72 < previous next >

Issue Date	Title	Author(s)
2013	Characterization of Logical Effort for Improved Delay	Gupta, Anu
2013	CNTFET based design of content addressable memory cells	Gupta, Anu
2013-12	A comparative analysis of power and delay optimise digital logic families for high performance system design	Gupta, Anu
2016	A Comparison of Adiabatic Logic Circuit Techniques for an Energy Efficient 1-Bit Full Adder Design	Gupta, Anu
2018-11	Constant power consumption design of novel differential logic gate for immunity against differential power analysis	Gupta, Anu
2013	Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology	Gupta, Anu
2017	Current-Mode PMOS capacitance multiplier	Gupta, Anu
2022-07	Dedicated hardware architecture for localizing iris in VW images	Asati, Abhijit; Gupta, Anu
2015	Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2002-07-11	Design explorations of VLSI arithmetic circuits	Gupta, Anu
2009	Design of 10-bit Digital to Analog Converter Using Cascaded Operational Amplifier Topology	Gupta, Anu
2009-12	Design of a High Performance, Low Power, Fully Differential Telescopic Cascode Amplifier using Common-Mode Feedback Circuit	Gupta, Anu
2013-08	Design of CNTFET-based 2-bit ternary ALU for nanoelectronics	Gupta, Anu
2012	Design of Logical Effort for Worst Case Power Estimation in a CMOS Circuit in 90 nm Technology	Gupta, Anu
2012	Design of Logical Effort for Worst Case Power Estimation in a CMOS Circuit in 90 nm Technology	Gupta, Anu
2019	Differential Power Analysis Immune Design of FinFET Based Novel Differential Logic Gate	Gupta, Anu
2009-12	Dual channel addition based FFT processor architecture for signal and image processing	Gupta, Anu; Shekhar, Chandra; Asati, Abhijit
2016	Effectiveness of body bias & hybrid logic: An energy efficient approach to design adders in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2012	An Efficient High Frequency and Low Power Analog Multiplier in Current Domain	Gupta, Anu
2013	Frequency compensation in two-stage operational amplifiers for achieving high 3-dB bandwidth	Gupta, Anu

Showing results 6 to 25 of 72 < previous next >