BITS Pilani Institutional Repository: Browsing DSpace

Browsing by Author Gupta, Anu

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 13 to 32 of 72 < previous next >

Issue Date	Title	Author(s)
2022-07	Dedicated hardware architecture for localizing iris in VW images	Asati, Abhijit; Gupta, Anu
2015	Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2002-07-11	Design explorations of VLSI arithmetic circuits	Gupta, Anu
2009	Design of 10-bit Digital to Analog Converter Using Cascaded Operational Amplifier Topology	Gupta, Anu
2009-12	Design of a High Performance, Low Power, Fully Differential Telescopic Cascode Amplifier using Common-Mode Feedback Circuit	Gupta, Anu
2013-08	Design of CNTFET-based 2-bit ternary ALU for nanoelectronics	Gupta, Anu
2012	Design of Logical Effort for Worst Case Power Estimation in a CMOS Circuit in 90 nm Technology	Gupta, Anu
2012	Design of Logical Effort for Worst Case Power Estimation in a CMOS Circuit in 90 nm Technology	Gupta, Anu
2019	Differential Power Analysis Immune Design of FinFET Based Novel Differential Logic Gate	Gupta, Anu
2009-12	Dual channel addition based FFT processor architecture for signal and image processing	Gupta, Anu; Shekhar, Chandra; Asati, Abhijit
2016	Effectiveness of body bias & hybrid logic: An energy efficient approach to design adders in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2012	An Efficient High Frequency and Low Power Analog Multiplier in Current Domain	Gupta, Anu
2013	Frequency compensation in two-stage operational amplifiers for achieving high 3-dB bandwidth	Gupta, Anu
2017-09	Hardware Accelerators for Iris Localization	Gupta, Anu; Asati, Abhijit
2010	Hardware Implementation of a Biometric Fingerprint Identification System with Embedded Matlab	Gupta, Anu; Chaturvedi, Nitin
2017-04	Hardware implementation of a novel edge-map generation technique for pupil detection in NIR images	Gupta, Anu; Asati, Abhijit
2016	A hardware optimized low power RNM compensated three stage operational amplifier with embedded capacitance multiplier compensation	Gupta, Anu
2015-04	Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology	Gupta, Anu
2013	A high gain, high CMRR two-stage fully differential amplifier using gm/Id technique for bio-medical applications	Gupta, Anu
2021-04	A Holistic Framework for Crime Prevention, Response, and Analysis With Emphasis on Women Safety Using Technology and Societal Participation	Gupta, Rajiv; Gupta, Anu; Shenoy, Meetha V.

Showing results 13 to 32 of 72 < previous next >