DSpace logo

Browsing by Author Gupta, Anu

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 25 to 44 of 72 < previous   next >
Issue DateTitleAuthor(s)
2013Frequency compensation in two-stage operational amplifiers for achieving high 3-dB bandwidthGupta, Anu
2017-09Hardware Accelerators for Iris LocalizationGupta, Anu; Asati, Abhijit
2010Hardware Implementation of a Biometric Fingerprint Identification System with Embedded MatlabGupta, Anu; Chaturvedi, Nitin
2017-04Hardware implementation of a novel edge-map generation technique for pupil detection in NIR imagesGupta, Anu; Asati, Abhijit
2016A hardware optimized low power RNM compensated three stage operational amplifier with embedded capacitance multiplier compensationGupta, Anu
2015-04Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technologyGupta, Anu
2013A high gain, high CMRR two-stage fully differential amplifier using gm/Id technique for bio-medical applicationsGupta, Anu
2021-04A Holistic Framework for Crime Prevention, Response, and Analysis With Emphasis on Women Safety Using Technology and Societal ParticipationGupta, Rajiv; Gupta, Anu; Shenoy, Meetha V.
2013Implementation of high speed energy efficient 4-bit binary CLA based incrementer /decrementerGupta, Anu
2009Improved Implementation of CRL and SCRL Gates for Ultra Low PowerGupta, Anu
2015Iris localization based on integro-differential operator for unconstrained infrared iris imagesGupta, Anu; Asati, Abhijit
2015An Iris localization method for noisy infrared iris imagesGupta, Anu; Asati, Abhijit
2016Leakage Immune 9T-SRAM Cell in Sub-threshold RegionGupta, Anu; Asati, Abhijit
2015Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold RegionGupta, Anu; Asati, Abhijit
2010Low Power Cascaded Three Stage Amplifier with Multipath Nested Miller CompensationChaturvedi, Nitin; Gupta, Anu
2013Low power low noise bio-amplifier with adjustable gain for digital bio-signals acquisition systemsGupta, Anu
2009-05Low Power Temperature Compensated CMOS Current ReferenceGupta, Anu
2017-09Low-latency median filter core for hardware implementation of 5 × 5 median filteringGupta, Anu; Asati, Abhijit
2019-09Low-voltage, low-power SRAM circuits using subthreshold design techniqueAsati, Abhijit; Gupta, Anu
2018-10Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisationGupta, Anu; Asati, Abhijit