Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
BITS Pilani Institutional Repository
Browsing by Author Vidhyadharan, Sanjay
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 9 to 23 of 23
< previous
Issue Date
Title
Author(s)
2021-03
Improved hetero-junction TFET-based Schmitt trigger designs for ultra-low-voltage VLSI applications
Vidhyadharan, Sanjay
2020-01
Innovative multi-threshold gate-overlap tunnel FET (GOTFET) devices for superior ultra-low power digital, ternary and analog circuits at 45-nm technology node
Vidhyadharan, Sanjay
2020-10
An innovative ultra-low voltage GOTFET based regenerative-latch Schmitt trigger
Vidhyadharan, Sanjay
2021-05
Memristor–CMOS hybrid ultra-low-power high-speed multivibrators
Vidhyadharan, Sanjay
2021-04
Mux Based Ultra-Low-Power Ternary Adders and Multiplier implemented with CNFET and 45 nm MOSFETs
Vidhyadharan, Sanjay
2019-06
A nanoscale gate overlap tunnel FET (GOTFET) based improved double tail dynamic comparator for ultra-low-power VLSI applications
Vidhyadharan, Sanjay
2020-07
Novel gate-overlap tunnel FET based innovative ultra-low-power ternary flash ADC
Vidhyadharan, Sanjay
2019
Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked with Standard 45 nm CMOS Technology for Ternary Logic Applications
Vidhyadharan, Sanjay
2021-05
A novel ultra-low-power CNTFET and 45 nm CMOS based ternary SRAM
Vidhyadharan, Sanjay
2020-03
A novel ultra-low-power gate overlap tunnel FET (GOTFET) dynamic adder
Vidhyadharan, Sanjay
2019-02
Optimization of the Tunnel FET Device Structure for Achieving Circuit Performance Better Than the Current Standard 45 nm CMOS Technology
Vidhyadharan, Sanjay
2020-07
Suppression of Ambipolar Behavior and Simultaneous Improvement in RF Performance of Gate-Overlap Tunnel Field Effect Transistor (GOTFET) Devices
Vidhyadharan, Sanjay
2020-10
TiO2−x–TiO2 Memristor Applications for Programmable Analog VLSI Circuits at 45 nm CMOS Technology Node
Vidhyadharan, Sanjay
2021-01
An ultra-low-power CNFET based dual VDD ternary dynamic Half Adder
Vidhyadharan, Sanjay
2020-11
An ultra-low-power CNFET-based improved Schmitt triggerdesign for VLSI sensor applications
Vidhyadharan, Sanjay