DSpace logo

Browsing by Author Asati, Abhijit

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 33 to 52 of 58 < previous   next >
Issue DateTitleAuthor(s)
2016Leakage Immune 9T-SRAM Cell in Sub-threshold RegionGupta, Anu; Asati, Abhijit
2015Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold RegionGupta, Anu; Asati, Abhijit
2009Logic Design Style based NBTI Degradation Study using VerilogAsati, Abhijit
2021-12Low-Area, High-Throughput Field-Programmable Gate Array Implementation of Microprocessor Without Interlocked Pipeline StagesAsati, Abhijit; Shekhar, Chandra
2017-09Low-latency median filter core for hardware implementation of 5 × 5 median filteringGupta, Anu; Asati, Abhijit
2019-09Low-voltage, low-power SRAM circuits using subthreshold design techniqueAsati, Abhijit; Gupta, Anu
2018-10Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisationGupta, Anu; Asati, Abhijit
2016-02A modular approach to random task graph generationAsati, Abhijit
2016A Novel Edge-Map Creation Approach for Highly Accurate Pupil Localization in Unconstrained Infrared Iris ImagesGupta, Anu; Asati, Abhijit
2018Novel low-power and stable SRAM cells for sub-threshold operation at 45 nmGupta, Anu; Asati, Abhijit
2021-11A Novel Method for Suitable Hyperparameter Selection in an Accurate Convolutional Neural Network ArchitectureAsati, Abhijit; Shenoy, Meetha V.
2009-08A Novel Redundant Binary Number to Natural Binary Number ConverterGupta, Anu; Shekhar, Chandra; Asati, Abhijit
2018Optimizing the Ratio of Number of Tubes in PCNTFET to NCNTFET for Digital CircuitsAsati, Abhijit
2020-11Power- and Area-Optimized High-Level Synthesis Implementation of a Digital Down Converter for Software-Defined Radio ApplicationsAsati, Abhijit; Shekhar, Chandra
2015Power-aware Design of Logarithmic Prefix Adders in Sub-threshold Regime: A Comparative AnalysisGupta, Anu; Asati, Abhijit
2012A Purely MUX Based High Speed Barrel Shifter VLSI Implementation Using Three Different Logic Design StylesAsati, Abhijit; Shekhar, Chandra
2021-02Real time FPGA implementation of a high speed and area optimized Harris corner detection algorithmAsati, Abhijit; Shekhar, Chandra
2020-07RETRACTED ARTICLE: High-throughput field-programable gate array implementation of the advanced encryption standard algorithm for automotive security applicationsAsati, Abhijit; Shekhar, Chandra
2022-07Retraction Note to: High-throughput field-programable gate array implementation of the advanced encryption standard algorithm for automotive security applicationsAsati, Abhijit
2016ROM based logic design for base-2 exponential and logarithm converter using fixed point number representationAsati, Abhijit