DSpace logo

Browsing by Author Gupta, Anu

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 56 to 72 of 72 < previous 
Issue DateTitleAuthor(s)
2020On-Chip Intelligent Frequency Scaling using Artificial Neural NetworksGupta, Anu
2008On-chip resistors can make a stable current referenceGupta, Anu
2014An Operational Amplifier With Recycling Folded Cascode Topology And Adaptive BiaisngGupta, Anu
2013Performance Evaluation of CNTFET based Dynamic Dual Edge Triggered RegisterGupta, Anu
2013Performance evaluation of CNTFET based Dynamic Ternary Content Addressable Memory cellGupta, Anu
2014Performance evaluation of CNTFET based SRAM cell designGupta, Anu
2012Performance Evalution Of CNTFET-Based Sram Cell DesignGupta, Anu
2005-12Performance exploration of adder architectures for small to moderate‐sized low‐power, high‐performance addersGupta, Anu; Shekhar, Chandra
2018-11Power and Area Efficient Intelligent Hardware Design for Water Quality ApplicationsGupta, Anu; Gupta, Rajiv
2015Power-aware Design of Logarithmic Prefix Adders in Sub-threshold Regime: A Comparative AnalysisGupta, Anu
2015Power-aware Design of Logarithmic Prefix Adders in Sub-threshold Regime: A Comparative AnalysisGupta, Anu; Asati, Abhijit
2017Quad-NMOS cross-coupling for linearity enhancement in high frequency continuous-time OTA-C filters with IM3 below −70 dBGupta, Anu
2013A Review on Ultra Low Power Design Technique: Subthreshold LogicGupta, Anu; Asati, Abhijit
2013Studying Crosstalk Trends for Signal Integrity on Interconnects using Finite Element ModelingGupta, Anu
2016Tender Evaluation by Visual Decision Support SystemGupta, Rajiv; Gupta, Anu
2016To predict the impact of passive architecture on the temperature conditions inside a building using ANNGupta, Anu; Gupta, Rajiv
2015-11Ultra Low Power MUX Based Compressors for Wallace and Dadda Multipliers in Sub-threshold RegimeGupta, Anu; Asati, Abhijit