BITS Pilani Institutional Repository: Browsing DSpace

Browsing by Author Asati, Abhijit

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 1 to 20 of 58 next >

Issue Date	Title	Author(s)
2012	3-D device matrix approach: A new algorithm for plotting energy band diagrams in semiconductors	Asati, Abhijit
2016-08	Accurate Iris Localization Using Edge Map Generation and Adaptive Circular Hough Transform for Less Constrained Iris Images	Gupta, Anu; Asati, Abhijit
2022-05	Adiabatic Logic Code Converter Design at Different Sub-micron Technologies	Asati, Abhijit
2014	Analysis & implementation of ultra low-power 4-bit CLA in subthreshold regime	Gupta, Anu; Asati, Abhijit
2022-12	Analysis of Logical Effort-Based Optimization in the Deep Submicron Technologies	Asati, Abhijit
2021-07	Area, Speed and Power Optimized Implementation of a Band-Pass FIR Filter Using High-Level Synthesis	Asati, Abhijit; Shekhar, Chandra
2020	Area-optimal FPGA implementation of the YOLO v2 algorithm using High-Level Synthesis	Asati, Abhijit; Shekhar, Chandra
2013	Automated HDL generation of two’s complement Dadda multiplier with Parallel Prefix Adders	Asati, Abhijit
2013	Automated HDL Generation of Two’s Complement Wallace Multiplier With Paralle Prefix Adders	Asati, Abhijit
2020	Clock Gating Analysis of TG Based D Flip-Flop for Different Technology Nodes	Asati, Abhijit
2022-05	Computational Operations and Hardware Resource Estimation in a Convolutional Neural Network Architecture	Asati, Abhijit; Shenoy, Meetha V
2022-07	Dedicated hardware architecture for localizing iris in VW images	Asati, Abhijit; Gupta, Anu
2015	Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2012	Design of a Static Current Simulator Using Device Matrix Approach	Asati, Abhijit
2015	Design of ultra low power flip flops in sub-threshold region for bio-medical application in 45nm, 32nm and 22nm technologies	Asati, Abhijit
2016	Effectiveness of body bias & hybrid logic: An energy efficient approach to design adders in sub-threshold regime	Gupta, Anu; Asati, Abhijit
2013	Generic modified Baugh Wooley multiplier	Asati, Abhijit
2017-09	Hardware Accelerators for Iris Localization	Gupta, Anu; Asati, Abhijit
2017-04	Hardware implementation of a novel edge-map generation technique for pupil detection in NIR images	Gupta, Anu; Asati, Abhijit
2012	Hardware software co-design using profiling and clustering	Asati, Abhijit

Showing results 1 to 20 of 58 next >