Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/10219
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Vidhyadharan, Sanjay | - |
dc.date.accessioned | 2023-04-06T10:13:04Z | - |
dc.date.available | 2023-04-06T10:13:04Z | - |
dc.date.issued | 2020-10 | - |
dc.identifier.uri | https://www.sciencedirect.com/science/article/pii/S002626922030478X?via%3Dihub | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/10219 | - |
dc.description.abstract | This paper introduces an innovative Gate-Overlap Tunnel FET (GOTFET) device which is an advanced TFET engineered to yield around double the on current Ion, while the off current Ioff remains around an order lower, than that of an analogous equally-sized MOSFET at the same technology node. Higher Ion: Ioff ratio and steeper sub-threshold slope of the proposed GOTFETs make them ideal candidates for ultra-low voltage applications like Schmitt trigger circuits. Considering the superior performance of the proposed GOTFET devices, simply replacing the MOSFETs with the proposed GOTFETs in conventional Schmitt trigger circuit significantly reduces the delays and static power consumption of the circuit as expected. At 0.4 V power supply voltage, there is 91.7% improvement in Power Delay Product (PDP) for Complementary GOTFET (CGOT) based conventional Schmitt trigger as compared to CMOS conventional Schmitt trigger for the same hysteresis width of 120 mV. In order to further minimize the dynamic power, a novel CGOT regenerative-latch Schmitt trigger design has also been presented in this paper for the first time, which further reduces the total (static + dynamic) power consumption and delays of the conventional Schmitt trigger circuit. The overall PDP in the proposed CGOT regenerative-latch based Schmitt trigger has been demonstrated to be merely 1.9% of (98.1% lower than) the PDP in corresponding CMOS conventional design. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Elsevier | en_US |
dc.subject | EEE | en_US |
dc.subject | Schmitt trigger | en_US |
dc.subject | 45 nm CMOS technology | en_US |
dc.subject | Power-delay-product | en_US |
dc.subject | Nanoscale devices | en_US |
dc.subject | Gate-Overlap Tunnel Field-Effect Transistors (GOTFETs) | en_US |
dc.title | An innovative ultra-low voltage GOTFET based regenerative-latch Schmitt trigger | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.