Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/12615
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rao, V. Ramgopal | - |
dc.date.accessioned | 2023-10-25T06:53:55Z | - |
dc.date.available | 2023-10-25T06:53:55Z | - |
dc.date.issued | 2015-08 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/abstract/document/7116489 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12615 | - |
dc.description.abstract | This letter analyzes the width dependence of gate current observed in nMOS transistors fabricated using the 28-nm gate-first CMOS process. It is experimentally shown that the gate current density is ~10× lower for 80-nm wide high permittivity (K) dielectrics and metal gate nMOS transistors compared with 1-μm wider ones. The physical mechanism responsible for this anomalous width dependence is identified and attributed to the reduction in the average number of positively charged oxygen vacancies present in HfO 2 for narrow width transistors. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE | en_US |
dc.subject | EEE | en_US |
dc.subject | MOS transistor | en_US |
dc.subject | Device scaling | en_US |
dc.subject | Trap assisted tunneling | en_US |
dc.subject | Oxygen vacancies | en_US |
dc.title | Anomalous Width Dependence of Gate Current in High- K Metal Gate nMOS Transistors | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.