![DSpace logo](/jspui/image/logo.gif)
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/12704
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rao, V. Ramgopal | - |
dc.date.accessioned | 2023-10-28T06:49:50Z | - |
dc.date.available | 2023-10-28T06:49:50Z | - |
dc.date.issued | 2009-03 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/4783084 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12704 | - |
dc.description.abstract | In developing the drain current model of a symmetric double-gate MOSFET, one encounters a transcendental equation relating the value of an intermediate variable beta to the gate and drain voltages. In this brief, we present an enhancement to an existing approximation for beta, which improves its numerical robustness. We also benchmark our suggested enhancement and show that our enhancement is as computationally efficient as the original approximation but is numerically much more robust, with an accuracy that is comparable to the original approximation. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE | en_US |
dc.subject | EEE | en_US |
dc.subject | Approximation | en_US |
dc.subject | Charge | en_US |
dc.subject | Compact model | en_US |
dc.subject | DGFET | en_US |
dc.subject | MOSFETs | en_US |
dc.subject | Surface potential | en_US |
dc.title | An Improvement to the Numerical Robustness of the Surface Potential Approximation for Double-Gate MOSFETs | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.