
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/12795
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rao, V. Ramgopal | - |
dc.date.accessioned | 2023-11-01T10:54:32Z | - |
dc.date.available | 2023-11-01T10:54:32Z | - |
dc.date.issued | 2016 | - |
dc.identifier.uri | https://iopscience.iop.org/article/10.1149/07204.0153ecst | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12795 | - |
dc.description.abstract | As the Back - End - of - Line (BEOL) Interconnects are scaling down to nanometer regime with multiple levels of metallization, need for ultra-thin diffusion barrier layers arise. Self assembled monolayer (SAM) is an ideal solution to satisfy the requirement of an ultra-thin barrier layer to avoid Copper diffusion. However, wet chemical processes are preferably avoided in Complimentary - Metal - Oxide - Semiconductor (CMOS) fabrication process. Accordingly, a novel technique to form SAM of Zinc (||) tetraphenyl hydroxy porphyrin (ZnTPPOH) in vapor phase on Inter - Layer Dielectric (ILD) materials is developed in present work to suit the industry process flow and be integreable in CMOS fabrication. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IOP | en_US |
dc.subject | EEE | en_US |
dc.subject | CMOS | en_US |
dc.subject | Vapor phase | en_US |
dc.title | Vapor Phase Self-Assembled Monolayers for CMOS BEOL Barrier Layers | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.