
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/12850
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rao, V. Ramgopal | - |
dc.date.accessioned | 2023-11-03T10:25:28Z | - |
dc.date.available | 2023-11-03T10:25:28Z | - |
dc.date.issued | 2007 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/4422298 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12850 | - |
dc.description.abstract | In this paper we present for the first time a single-equation inversion-charge-based drain current model for SDGFETs based on the drift-diffusion transport mechanism using an exponent n=2 for velocity saturation, that is neither threshold voltage-based nor charge-sheet-based. Because it is not based on any charge sheet models, it automatically models phenomena specific to ultra-thin DGFETs such as volume inversion. We present the model equations and the final results showing analytical versus 2D device simulation results. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE | en_US |
dc.subject | EEE | en_US |
dc.subject | Double-gate FETs | en_US |
dc.subject | Equations | en_US |
dc.subject | Solid modeling | en_US |
dc.subject | Predictive models | en_US |
dc.subject | Nanoelectronics | en_US |
dc.title | Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2 | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.