
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/12880
Title: | Degradation Study of Ultra-Thin JVD Silicon Nitride MNSFET |
Authors: | Rao, V. Ramgopal |
Keywords: | EEE Jet Vapour Deposited (JVD) Silcon Nitride transistors (MNSFETs) |
Issue Date: | Feb-2011 |
Publisher: | Springer |
Abstract: | In this paper we discuss a new method for measuring border trap density (Nbt) in sub-micron transistors using the hysteresis in drain current. We have used this method to measure Nbt in jet Vapour Deposited (JVD) Silcon Nitride transistors (MNSFETs). We have extended this method to measure the energy and spatial distribution of border traps in these devices. The transient drain current varies linearly with logarthmic time. This suggests that tunneling is the dominant charge exchange mechanism of border traps. The pre-stress energy distribution is uniform whereas poststress energy distribution shows a peak near the midgap. |
URI: | https://link.springer.com/article/10.1557/PROC-716-B4.18 http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12880 |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.