DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/12880
Full metadata record
DC FieldValueLanguage
dc.contributor.authorRao, V. Ramgopal-
dc.date.accessioned2023-11-06T10:56:43Z-
dc.date.available2023-11-06T10:56:43Z-
dc.date.issued2011-02-
dc.identifier.urihttps://link.springer.com/article/10.1557/PROC-716-B4.18-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12880-
dc.description.abstractIn this paper we discuss a new method for measuring border trap density (Nbt) in sub-micron transistors using the hysteresis in drain current. We have used this method to measure Nbt in jet Vapour Deposited (JVD) Silcon Nitride transistors (MNSFETs). We have extended this method to measure the energy and spatial distribution of border traps in these devices. The transient drain current varies linearly with logarthmic time. This suggests that tunneling is the dominant charge exchange mechanism of border traps. The pre-stress energy distribution is uniform whereas poststress energy distribution shows a peak near the midgap.en_US
dc.language.isoenen_US
dc.publisherSpringeren_US
dc.subjectEEEen_US
dc.subjectJet Vapour Deposited (JVD)en_US
dc.subjectSilcon Nitride transistors (MNSFETs)en_US
dc.titleDegradation Study of Ultra-Thin JVD Silicon Nitride MNSFETen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.