Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/12888| Title: | Characterization of lateral asymmetric channel (LAC) thin film SOI MOSFETs |
| Authors: | Rao, V. Ramgopal |
| Keywords: | EEE Los Angeles Council Semiconductor films Threshold voltage Length measurement Thickness measurement |
| Issue Date: | Oct-2001 |
| Publisher: | IEEE |
| Abstract: | This paper presents results on the characterization of Lateral Asymmetric Channel (LAC) thin film silicon-on-insulator (SOI) MOSFETs. These devices are compared with conventional SOI MOSFETs having uniform channel doping. The measurements have been taken for a number of channel lengths, silicon film thicknesses, and tilt angles of implantation. The aspects studied include threshold voltage roll-off, kink effect, gate induced drain leakage (GIDL) and parasitic bipolar transistor action. Measurements have been supplemented by device simulations. The LAC devices show excellent characteristics, with many advantages over the conventional devices. |
| URI: | https://ieeexplore.ieee.org/document/981564 http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12888 |
| Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.