DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/12900
Title: 100 nm channel length MNSFETs using a jet vapor deposited ultra-thin silicon nitride gate dielectric
Authors: Rao, V. Ramgopal
Keywords: EEE
Silicon compounds
MOSFETs
Transconductance
Hot carriers
Degradation
Issue Date: 1999
Publisher: IEEE
Abstract: Metal-nitride-semiconductor (MNS) FETs with channel lengths down to 100 nm with a novel jet vapor deposited (JVD) SiN insulator as gate dielectric are fabricated and characterized for their electrical performance. By employing the charge pumping technique, the SiN interface quality and its effect on the transistor performance are evaluated. We show that, compared to conventional SiO/sub 2/ MOSFETs, the SiN devices show lower gate leakage current, competitive drain current drive and transconductance, good interface quality, and reduced hot-carrier degradation.
URI: https://ieeexplore.ieee.org/document/799349
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12900
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.