DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/14732
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMishra, Abhishek-
dc.date.accessioned2024-05-06T09:11:01Z-
dc.date.available2024-05-06T09:11:01Z-
dc.date.issued2014-04-
dc.identifier.urihttps://www.sciencedirect.com/science/article/pii/S0307904X13006355-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/14732-
dc.description.abstractThe task scheduling problem for multi-core processors is an important algorithm design issue. Dynamic voltage scaling (DVS) is used to reduce the energy consumption of cores. We ponder the problem of task scheduling on a multi-core processor with software controlled DVS where the objective is to reduce the energy consumption. We consider a system with a single multi-core processor with software controlled DVS having a finite set of core speeds and discuss a task scheduling problem associated with it. The problem that we address is to find a minimum energy task schedule for a given set of independent tasks that have to be completed within a given common deadline. We propose a Monte Carlo algorithm of complexity for solving the task scheduling problem and compare it with the optimal algorithm. Here t is the number of tasks, p is the number of cores, q is the number of core speeds, m is an integer parameter that is the number of iterations we should try to get a feasible solution before declaring that no solution is possible, n is an integer parameter that is the number of iterations we should try to reduce the energy consumption when we get a feasible solution, and D is the common deadline of the tasks.en_US
dc.language.isoenen_US
dc.publisherElsevieren_US
dc.subjectComputer Scienceen_US
dc.subjectDynamic Voltage Scalingen_US
dc.subjectEnergy Efficient Schedulingen_US
dc.subjectMulti-Core Processorsen_US
dc.subjectRandomized Algorithmen_US
dc.titleA Monte Carlo algorithm for real time task scheduling on multi-core processors with software controlled dynamic voltage scalingen_US
dc.typeArticleen_US
Appears in Collections:Department of Computer Science and Information Systems

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.