DSpace logo

  1. BITS Pilani Institutional Repository
  2. BITS Faculty Publications
  3. Department of Computer Science and Information Systems
Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/14742
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMishra, Abhishek-
dc.date.accessioned2024-05-07T06:46:06Z-
dc.date.available2024-05-07T06:46:06Z-
dc.date.issued2021-
dc.identifier.urihttps://www.scitepress.org/publishedPapers/2021/106259/pdf/index.html-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/14742-
dc.description.abstractIn this paper we propose a Simulated Annealing (SA) based energy-efficient task scheduling algorithm for multi-core processors, the Simulated Annealing Energy Efficient Task Scheduling Algorithm (SAEETSA), and compare it with another algorithm, the Energy Efficient Task Scheduling Algorithm (EETSA). Our results show that for dual-core processors the SAEETSA algorithm is taking up to 16.78% less energy as compared to the EETSA algorithm, and for tri-core processors, the SAEETSA algorithm is taking up to 26.97% less energy as compared to the EETSA algorithm. 1 Ien_US
dc.language.isoenen_US
dc.publisherIJCCIen_US
dc.subjectComputer Scienceen_US
dc.subjectMulti-Core Processorsen_US
dc.subjectRandomized Algorithmen_US
dc.subjectSchedulingen_US
dc.subjectSimulated Annealing (SA)en_US
dc.subjectTask Allocationen_US
dc.titleA Simulated Annealing based Energy Efficient Task Scheduling Algorithm for Multi-core Processorsen_US
dc.typeArticleen_US
Appears in Collections:Department of Computer Science and Information Systems

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.