Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/16506| Title: | Efficient ASIC Implementation of Artificial Neural Network with Posit Representation of Floating-Point Numbers |
| Authors: | Gupta, Anu Gupta, Rajiv |
| Keywords: | EEE ASIC Artificial neural networks (ANN) |
| Issue Date: | Jul-2023 |
| Publisher: | Springer |
| Abstract: | This paper presents a low-power ASIC architecture of a feedforward Artificial Neural Network using Posit representation. The ASIC Posit shows 50% improvement over ASIC using IEEE 754 format in terms of Power and Silicon Area and is also 13% faster while achieving the same accuracy. The same design using the FPGA platform consumes more power than the ASIC design. The designs are done using Cadence RTL Encounter with TSMC 180 nm technology node. |
| URI: | https://link.springer.com/chapter/10.1007/978-981-99-0483-9_5 http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/16506 |
| Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.