Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
BITS Pilani Institutional Repository
Search
Search:
All of DSpace
BITS Faculty Publications
Department of Electrical and Electronics Engineering
for
Current filters:
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 11-17 of 17 (Search time: 0.002 seconds).
previous
1
2
next
Item hits:
Issue Date
Title
Author(s)
2021-07
Area, Speed and Power Optimized Implementation of a Band-Pass FIR Filter Using High-Level Synthesis
Asati, Abhijit
;
Shekhar, Chandra
2009-11
VLSI Implementation of a High Performance Barrel Shifter Architecture using Three Different Logic Design Styles
Asati, Abhijit
;
Shekhar, Chandra
2020-10
High-Level synthesis assisted design and verification framework for automotive radar processors
Asati, Abhijit
;
Shekhar, Chandra
2008
A High-Speed Radix-64 Parallel Multiplier Using a Novel Hardware Implementation Approach for Partial Product Generation Based on Redundant Binary Arithmetic
Asati, Abhijit
;
Shekhar, Chandra
2021-12
Low-Area, High-Throughput Field-Programmable Gate Array Implementation of Microprocessor Without Interlocked Pipeline Stages
Asati, Abhijit
;
Shekhar, Chandra
2020
Area-optimal FPGA implementation of the YOLO v2 algorithm using High-Level Synthesis
Asati, Abhijit
;
Shekhar, Chandra
2009
Selection of Optimum Device Size and Trans-Conductance Ratio for High Speed Digital CMOS Inverter Design for a Given Fanout Load
Asati, Abhijit
;
Shekhar, Chandra
Discover
Author
1
Gupta, Anu
Subject
4
High-level synthesis (HLS)
3
MATLAB HDL coder
2
Barrel shifter
2
CMOS logic circuits
2
Field-programmable gate array
2
Field-programmable gate array (FPGA)
2
Register Transfer Level (RTL)
2
Very large scale integration (VLSI)
1
Advanced driver assistance system...
1
Advanced encryption standard
.
next >
Date issued
9
2020 - 2021
1
2010 - 2019
7
2008 - 2009
Has File(s)
17
false