Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
BITS Pilani Institutional Repository
Search
Search:
All of DSpace
BITS Faculty Publications
Department of Electrical and Electronics Engineering
for
Current filters:
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 31-40 of 58 (Search time: 0.002 seconds).
previous
1
2
3
4
5
6
next
Item hits:
Issue Date
Title
Author(s)
2020-10
High-Level synthesis assisted design and verification framework for automotive radar processors
Asati, Abhijit
;
Shekhar, Chandra
2015
Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime
Gupta, Anu
;
Asati, Abhijit
2008
A High-Speed Radix-64 Parallel Multiplier Using a Novel Hardware Implementation Approach for Partial Product Generation Based on Redundant Binary Arithmetic
Asati, Abhijit
;
Shekhar, Chandra
2013
Automated HDL Generation of Two’s Complement Wallace Multiplier With Paralle Prefix Adders
Asati, Abhijit
2016-02
A modular approach to random task graph generation
Asati, Abhijit
2020
Clock Gating Analysis of TG Based D Flip-Flop for Different Technology Nodes
Asati, Abhijit
2012
Hardware software co-design using profiling and clustering
Asati, Abhijit
2022-07
Dedicated hardware architecture for localizing iris in VW images
Asati, Abhijit
;
Gupta, Anu
2013
Automated HDL generation of two’s complement Dadda multiplier with Parallel Prefix Adders
Asati, Abhijit
2022-12
Analysis of Logical Effort-Based Optimization in the Deep Submicron Technologies
Asati, Abhijit
Discover
Author
19
Gupta, Anu
17
Shekhar, Chandra
1
Shenoy, Meetha V
1
Shenoy, Meetha V.
Subject
5
High-level synthesis (HLS)
4
Iris localization
3
Clock gating
3
Han-Carlson Adder
3
iris recognition
3
Iris segmentation
3
LTSpice
3
MATLAB HDL coder
3
Power-delay product (PDP)
3
Sub-threshold
.
next >
Date issued
19
2020 - 2022
31
2010 - 2019
8
2008 - 2009
Has File(s)
58
false