Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
BITS Pilani Institutional Repository
Search
Search:
All of DSpace
BITS Faculty Publications
Department of Electrical and Electronics Engineering
for
Current filters:
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-10 of 23 (Search time: 0.003 seconds).
previous
1
2
3
next
Item hits:
Issue Date
Title
Author(s)
2021-09
CNFET Based Ultra-Low-Power Schmitt Trigger SRAM for Internet of Things (IoT) Applications
Vidhyadharan, Sanjay
2021-04
Mux Based Ultra-Low-Power Ternary Adders and Multiplier implemented with CNFET and 45 nm MOSFETs
Vidhyadharan, Sanjay
2021-05
A novel ultra-low-power CNTFET and 45 nm CMOS based ternary SRAM
Vidhyadharan, Sanjay
2021-05
Memristor–CMOS hybrid ultra-low-power high-speed multivibrators
Vidhyadharan, Sanjay
2021
Gate-Overlap Tunnel Field-Effect Transistors (GOTFETs) for Ultra-Low-Voltage and Ultra-Low-Power VLSI Applications
Vidhyadharan, Sanjay
2023-01
Fast and Low-Power CMOS and CNFET based Hysteresis Voltage Comparator
Vidhyadharan, Sanjay
2020-11
An ultra-low-power CNFET-based improved Schmitt triggerdesign for VLSI sensor applications
Vidhyadharan, Sanjay
2020-01
Innovative multi-threshold gate-overlap tunnel FET (GOTFET) devices for superior ultra-low power digital, ternary and analog circuits at 45-nm technology node
Vidhyadharan, Sanjay
2021-01
An Efficient Ultra-Low-Power and Superior Performance Design of Ternary Half Adder Using CNFET and Gate-Overlap TFET Devices
Vidhyadharan, Sanjay
2021-01
An ultra-low-power CNFET based dual VDD ternary dynamic Half Adder
Vidhyadharan, Sanjay
Discover
Subject
23
EEE
11
45 nm CMOS technology
6
Carbon Nanotube Field-Effect Tran...
4
CMOS technology
4
Gate-Overlap Tunnel Field-Effect ...
4
Power-delay product (PDP)
4
Ternary logic
3
Gate-Overlap Tunnel Field Effect ...
3
Ternary half adder
3
TFET-based Schmitt
.
next >
Date issued
9
2021
7
2020
6
2019
1
2023
Has File(s)
23
false