DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/4509
Title: High Performance VLSI Architecture for Digital FIR Filter Design
Authors: Reddy, Srinivasa K.
Keywords: Electronics Engineering
Digital FIR Filter Design
Issue Date: 2015
Publisher: BITS, Pilani
Description: Supervisor: Subhendu Kumar Sahoo
URI: http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4509
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
File Description SizeFormat 
2007phxf430_thesis.pdfThesis2.95 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.