
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/4559
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sikka, Prateek | - |
dc.date.accessioned | 2022-05-01T11:07:00Z | - |
dc.date.available | 2022-05-01T11:07:00Z | - |
dc.date.issued | 2021 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4559 | - |
dc.description | Supervisor(s): Asati, Abhijit and Shekhar, Chandra | en_US |
dc.language.iso | en | en_US |
dc.publisher | BITS Pilani | en_US |
dc.subject | Pharmacy | en_US |
dc.subject | Power Optimization | en_US |
dc.subject | High Level Synthesis | en_US |
dc.subject | Diverse Applications | en_US |
dc.title | Methodologies for Area Speed and Power Optimization in High Level Synthesis for Diverse Applications | en_US |
dc.type | Thesis | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.