DSpace logo

  1. BITS Pilani Institutional Repository
  2. BITS Theses
  3. Department of Electrical and Electronics Engineering
Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/4867
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChaturvedi, Nitin-
dc.date.accessioned2022-05-14T05:51:24Z-
dc.date.available2022-05-14T05:51:24Z-
dc.date.issued2015-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4867-
dc.descriptionSupervisor: S. Gurunarayananen_US
dc.language.isoenen_US
dc.publisherBITS Pilanien_US
dc.subjectElectronicsen_US
dc.subjectCMP Design Trendsen_US
dc.subjectMulti-Core Processorsen_US
dc.subject: Adaptive Block Migration-Replicationen_US
dc.titleTechniques to Improve the Performance of Cache Memory for Multi-Core Processorsen_US
dc.typeThesisen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
File Description SizeFormat 
nitin-thesis.pdfThesis4.87 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.