DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/8279
Full metadata record
DC FieldValueLanguage
dc.contributor.authorShekhawat, Virendra Singh
dc.contributor.authorChaubey, V.K.
dc.date.accessioned2023-01-04T04:20:18Z
dc.date.available2023-01-04T04:20:18Z
dc.date.issued2009-09
dc.identifier.urihttps://www.scirp.org/journal/paperinformation.aspx?paperid=700
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/8279
dc.description.abstractPacket contention is a key issue in optical packet switch (OPS) networks and finds a viable solution by including optical buffering techniques incorporating fiber delay lines (FDLs) in the switch architecture. The present paper proposes a novel switch architecture for packet contention resolution in synchronous OPS network employing the packet circulation in FDLs in a synchronized manner. A mathematical model for the proposed switch architecture is developed employing packet queuing control to estimate the blocking probability for the incoming traffic. The switch performance is analyzed with a suitable contention resolution al-gorithm through the computer simulation. The simulation results substantiate the proposed model for the switch architecture.en_US
dc.language.isoenen_US
dc.publisherScientific Researchen_US
dc.subjectComputer Scienceen_US
dc.subjectFiber Delay Linesen_US
dc.subjectPacket Circulationen_US
dc.subjectOptical Packet Switch Networksen_US
dc.subjectPacket Delay Probabilityen_US
dc.titleA Novel Packet Switch Node Architecture for Contention Resolution in Synchronous Optical Packet Switched Networksen_US
dc.typeArticleen_US
Appears in Collections:Department of Computer Science and Information Systems

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.