Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/8693
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Naidu, S.R. | - |
dc.date.accessioned | 2023-01-24T10:03:43Z | - |
dc.date.available | 2023-01-24T10:03:43Z | - |
dc.date.issued | 2021-03 | - |
dc.identifier.uri | https://link.springer.com/article/10.1007/s11081-021-09616-0 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/8693 | - |
dc.description.abstract | This paper proposes a novel geometric programming based formulation to solve a gate-sizing and retiming problem in the context of circuit optimization. The gate-sizing aspect of the problem involves continuous variables while the retiming problem involves the placement of registers in the circuit and can be naturally modeled using discrete variables. Our formulation is solved using first-order convex programming. We show promising experimental results on industrial circuits. We also investigate formally the computational complexity of the problem. To our knowledge, this is the first effort that solves this problem in a single optimization framework. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Springer | en_US |
dc.subject | Computer Science | en_US |
dc.subject | Convex programming | en_US |
dc.subject | Pipelining | en_US |
dc.subject | Retiming | en_US |
dc.subject | Gate-sizing | en_US |
dc.title | A convex programming solution for gate-sizing with pipelining constraints | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Computer Science and Information Systems |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.