Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/8696| Title: | Speeding up Monte-Carlo Simulation for Statistical Timing Analysis of Digital Integrated Circuits |
| Authors: | Naidu, S.R. |
| Keywords: | Computer Science Timing Digital integrated circuits Algorithm design and analysis Monte Carlo methods Random variables Operations research |
| Issue Date: | 2007 |
| Publisher: | IEEE |
| Abstract: | This paper presents a pair of novel techniques to speed-up path-based Monte-Carlo simulation for statistical timing analysis of digital integrated circuits with no loss of accuracy. The presented techniques can be used in isolation or they could be used together. Both techniques can be readily implemented in any statistical timing framework. We compare our proposed Monte-Carlo simulation with traditional Monte-Carlo simulation in a rigorous framework and show that the new method is up to 2 times as efficient as the traditional method |
| URI: | https://ieeexplore.ieee.org/document/4092056/keywords#keywords http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/8696 |
| Appears in Collections: | Department of Computer Science and Information Systems |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.