DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/8956
Title: A Simplified Surface Potential Based Current Model for Gate-All-Around Carbon Nanotube Field Effect Transistor (GAA-CNFET)
Authors: Gupta, Navneet
Keywords: EEE
Carbon nanotube
Carbon nanotube field effect transistor (CNFET)
Chirality
Device modeling
Issue Date: 2021
Abstract: This paper presents a simple surface-potential based drain current (Id) model for gate-all-around carbon nanotube field effect transistor (GAA-CNFET). The model captures a number of features which include ballistic transport, first subband minima, chirality and non-existence of fringing and screening effect due to its geometry. Further, the effect of chirality on subthreshold swing (SS), current on/off ratio (ION/OFF) and transconductance (gm) is studied by extracting these parameters from drain current variation. It is observed that there exists a trade-off between the parameters for different chiral vector CNTs. As chirality increases, transconductance and subthreshold slope increases while current on/off ratio reduces. To confirm the validity of proposed model, virtually fabricated GAA-CNFET device performance was simulated and compared with the calculated values. The variation is also compared with the experimental result of actually fabricated device. The close match between calculated, simulated and experimental results confirms the validity of the proposed model.
URI: dspace.unimap.edu.my/bitstream/handle/123456789/71435/A%20Simplified%20Surface%20Potential%20Based%20Current%20Model.pdf?sequence=1&isAllowed=y
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/8956
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.