DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/8978
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Navneet-
dc.date.accessioned2023-02-06T08:28:35Z-
dc.date.available2023-02-06T08:28:35Z-
dc.date.issued2017-
dc.identifier.urihttps://ijneam.unimap.edu.my/images/PDF/IJNEAM%20No.%202,%202017/Vol_10_No_2_2017_2_101-110.pdf-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/8978-
dc.description.abstractIn this paper, we have presented the effect of the density-of-states (DOS) parameters on the performance of n-channel top gated staggered nc-Si TFT. The analysis was performed using ATLAS 2D TCAD simulator from SILVACO. The variation in DOS in nc-Si material and thus on the TFT device performance occurred by altering the channel length and channel quality is presented. The simulation results reveal that the increase in channel length and the degradation in channel quality degrade the trans-conductance and drain current. By iterating the order of parasitic resistance and the value of characteristic decay energy related to material quality, the same trend is achieved for simulated and experimental results for nc- Si TFT with W/L=200μm/50μmen_US
dc.language.isoenen_US
dc.publisherIJNeaMen_US
dc.subjectEEEen_US
dc.subjectNanocrystalline Siliconen_US
dc.subjectThin film transistor (TFT)en_US
dc.subjectTCADen_US
dc.subjectATLASen_US
dc.subjectChannel lengthen_US
dc.subjectDensity of states (DoS)en_US
dc.titleTwo dimensional simulation and analysis of density-of-states ( DOS ) in top-gated nanocrystalline silicon thin film transistor ( nc-Si TFT )en_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.