![DSpace logo](/jspui/image/logo.gif)
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9024
Title: | A New XOR-FREE Approach to Implement Walsh Sequences |
Authors: | Chaubey, V.K. Shekhar, Chandra |
Keywords: | EEE XOR-Free architecture Xilinx ZYNQ FPGA |
Issue Date: | May-2019 |
Publisher: | Springer |
Abstract: | This paper presents a new algorithm to construct a XOR-Free architecture of an area efficient Walsh generator. The approach completely removes the modulo-two operations required for extracting zero crossing and parity in the generation. In its place a new Transition Sequence based approach is introduced to obtain that string. The string then, becomes input to a triggered flip-flop and generate 2n Walsh sequences in dyadic ordering. The approach reduces the conventional sequential design to semi-sequential and thereby reduces the encoding/decoding cost with lesser design complexity. Results of the proposed architecture reduces the area up to 25–90% by extracting both the symmetry and state isomorphism. Further, it improves dynamic power consumption up to 3–60% with increasing sequence length as compare to conventional approach. The hardware co-simulation of the architecture is first validated and then implemented with Xilinx ZYNQ FPGA. |
URI: | https://link.springer.com/article/10.1007/s11277-019-06549-x http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9024 |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.