![DSpace logo](/jspui/image/logo.gif)
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9050
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chaubey, V.K. | - |
dc.date.accessioned | 2023-02-07T10:37:10Z | - |
dc.date.available | 2023-02-07T10:37:10Z | - |
dc.date.issued | 2009 | - |
dc.identifier.uri | https://www.scirp.org/html/773.html | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9050 | - |
dc.description.abstract | In this paper we present a concept of new architectural model consisting of multiple loop delay to increase the throughput. The simulated behavior of an optical node has been realized by using an n x m optical switch and recirculating optical delay lines. This investigation infers the scaling behaviors of the proposed architec- ture to maintain efficient use of the buffer under Poisson traffic loading. The analysis also reports the traffic handling capacity for the given complexity of the node architectural design | en_US |
dc.language.iso | en | en_US |
dc.publisher | Sci Res | en_US |
dc.subject | EEE | en_US |
dc.subject | Fiber Delay Lines | en_US |
dc.subject | Recirculation | en_US |
dc.subject | Traffic | en_US |
dc.subject | Throughput | en_US |
dc.title | Optical Network traffic control algorithm under variable loop delay: A simulation approach | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.