DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9106
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Anu-
dc.date.accessioned2023-02-09T08:56:17Z-
dc.date.available2023-02-09T08:56:17Z-
dc.date.issued2018-11-
dc.identifier.urihttps://ietresearch.onlinelibrary.wiley.com/doi/full/10.1049/iet-cds.2018.5093-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9106-
dc.description.abstractDifferential power analysis (DPA) method is frequently used for the non-invasive side-channel attack to hack into the system. This study proposes a novel DPA immune design of basic gates, which show the dense distribution of autocorrelation and strong salience strength around 60%. The design has a highly regular structure with exactly similar evaluation path for both differential outputs, AND–NAND, and OR–NOR which can be easily extended for n-bit inputs. The design effort is minimal as the structure is such that AND–NAND design can be used to obtain OR–NOR function by just changing the placement of inputs. These gates have 0.46× less propagation delay, and 3.7× higher power consumption in comparison to other published work. The designs are simulated using Cadence tool with TowerJazz CMOS 180 nm technology with a power supply of 1.8 Ven_US
dc.language.isoenen_US
dc.publisherIETen_US
dc.subjectEEEen_US
dc.subjectLogic gatesen_US
dc.subjectDifferential power analysis (DPA)en_US
dc.titleConstant power consumption design of novel differential logic gate for immunity against differential power analysisen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.