Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9106
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Gupta, Anu | - |
dc.date.accessioned | 2023-02-09T08:56:17Z | - |
dc.date.available | 2023-02-09T08:56:17Z | - |
dc.date.issued | 2018-11 | - |
dc.identifier.uri | https://ietresearch.onlinelibrary.wiley.com/doi/full/10.1049/iet-cds.2018.5093 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9106 | - |
dc.description.abstract | Differential power analysis (DPA) method is frequently used for the non-invasive side-channel attack to hack into the system. This study proposes a novel DPA immune design of basic gates, which show the dense distribution of autocorrelation and strong salience strength around 60%. The design has a highly regular structure with exactly similar evaluation path for both differential outputs, AND–NAND, and OR–NOR which can be easily extended for n-bit inputs. The design effort is minimal as the structure is such that AND–NAND design can be used to obtain OR–NOR function by just changing the placement of inputs. These gates have 0.46× less propagation delay, and 3.7× higher power consumption in comparison to other published work. The designs are simulated using Cadence tool with TowerJazz CMOS 180 nm technology with a power supply of 1.8 V | en_US |
dc.language.iso | en | en_US |
dc.publisher | IET | en_US |
dc.subject | EEE | en_US |
dc.subject | Logic gates | en_US |
dc.subject | Differential power analysis (DPA) | en_US |
dc.title | Constant power consumption design of novel differential logic gate for immunity against differential power analysis | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.