DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9118
Title: Power-aware Design of Logarithmic Prefix Adders in Sub-threshold Regime: A Comparative Analysis
Authors: Gupta, Anu
Keywords: EEE
Power-delay product (PDP)
Reverse body biasing (RBB)
Pass transistor (PT)
Transmission gate (TG)
Kogge stone (KS)
Han Carlson (HC)
Issue Date: 2015
Publisher: Elsevier
Abstract: This paper involves the design and comparative analysis of Han-Carlson and Kogge-Stone adders in sub-threshold regime using three different hybrid logic families. The performance metrics considered for the analysis of the adders are: power, delay and PDP. Simulation studies are carried out for 8, 16, 32 and 64 bit input data width. The proposed circuits show an energy efficient agreement with Spectre simulations using BSIM3v3 and BSIM4 models for 90 nm CMOS technology at 0.4 V supply voltage. The adder implementation outperforms its counterparts exhibiting low power consumption and lesser propagation delay as compared to conventional adders operated in the sub-threshold region.
URI: https://www.sciencedirect.com/science/article/pii/S1877050915001222
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9118
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.