DSpace logo

  1. BITS Pilani Institutional Repository
  2. BITS Faculty Publications
  3. Department of Electrical and Electronics Engineering
Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9120
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Anu-
dc.date.accessioned2023-02-09T10:21:18Z-
dc.date.available2023-02-09T10:21:18Z-
dc.date.issued2014-
dc.identifier.urihttps://aircconline.com/vlsics/V5N4/5414vlsi03.pdf-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9120-
dc.description.abstractThis paper presents a highly adaptive operational amplifier with high gain, high bandwidth, high speed and low power consumption. By adopting the recycling folded cascode topology along with an adaptivebiasing circuit, this design achieves high performance in terms of gain-bandwidth product (GBW) and slew rate (SR). This single stage op-amp has been designed in 0.18μm technology with a power supply of 1.8V and a 5pF load. The simulation results show that the amplifier achieved a GBW of 335.5MHz, Unity Gain Bandwidth of 247.1MHz and a slew rate of 92.8V/μs.en_US
dc.language.isoenen_US
dc.publisherVLSICSen_US
dc.subjectEEEen_US
dc.subjectRecycling Folded Cascodeen_US
dc.subjectOperational Amplifieren_US
dc.subjectSlew rateen_US
dc.subjectAdaptive biasingen_US
dc.subjectTransconductanceen_US
dc.titleAn Operational Amplifier With Recycling Folded Cascode Topology And Adaptive Biaisngen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.