Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9133| Title: | Performance exploration of adder architectures for small to moderate‐sized low‐power, high‐performance adders |
| Authors: | Gupta, Anu Shekhar, Chandra |
| Keywords: | EEE Architecture Low power |
| Issue Date: | Dec-2005 |
| Publisher: | Emerald |
| Abstract: | The objective is to explore various adder architectures using different logic‐design styles and transistor‐sizes for different operand sizes. The scope of this work is the development of tools, which can be used to predict an optimum adder design for a given application based on the speed and energy‐consumption constraints |
| URI: | https://www.emerald.com/insight/content/doi/10.1108/13565360510610503/full/html http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9133 |
| Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.