Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9137| Title: | An Efficient High Frequency and Low Power Analog Multiplier in Current Domain |
| Authors: | Gupta, Anu |
| Keywords: | EEE Analog Multiplier Low power Current mode Static power consumption |
| Issue Date: | 2012 |
| Publisher: | Springer |
| Abstract: | A new CMOS Analog Multiplier in Current Domain using very negligible amount of static power is presented. This circuit uses the concept of harmonics along with the square law of current in a saturated MOS and is simulated using 90nm Technology Node of UMC. The supply voltage Vdd is kept at +1V. The circuit, when drawn using the Cadence Virtuoso Schematic Editor and simulated using the Spectre Simulator, gave a -3dB bandwidth of 2.07GHz with a load capacitance of 10fF. |
| URI: | https://link.springer.com/chapter/10.1007/978-3-642-31494-0_1 http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9137 |
| Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.