DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9142
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Anu-
dc.date.accessioned2023-02-10T08:49:49Z-
dc.date.available2023-02-10T08:49:49Z-
dc.date.issued2009-
dc.identifier.urihttps://ieeexplore.ieee.org/document/5328055-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9142-
dc.description.abstractA very simple technique to achieve low settling time is presented. It is based on the combination of class AB differential input stages, local common-mode feedback (LCMFB), and clamping circuit which provides additional current boosting, keeping the gain-bandwidth product (GBW) nearly constant. The slew enhancement is provided by an auxiliary circuit which is activated only during transients. The design is based on the ldquoTSMC 180 nm CMOS technologyrdquoen_US
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.subjectEEEen_US
dc.subjectBoostingen_US
dc.subjectCMOS technologyen_US
dc.subjectOperational amplifiersen_US
dc.subjectCMOS Devicesen_US
dc.subjectPulse amplifiersen_US
dc.subjectCapacitorsen_US
dc.titleA Novel Dynamic Current Boosting Technique for Enhancement of Settling Time and Elimination of Slewing of CMOS Amplifiersen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.