DSpace logo

  1. BITS Pilani Institutional Repository
  2. BITS Faculty Publications
  3. Department of Electrical and Electronics Engineering
Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9143
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Anu
dc.contributor.authorChaturvedi, Nitin
dc.contributor.authorAsati, Abhijit
dc.date.accessioned2023-02-10T08:53:09Z
dc.date.available2023-02-10T08:53:09Z
dc.date.issued2009-12
dc.identifier.urihttps://ieeexplore.ieee.org/document/5375827
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9143
dc.description.abstractMost of the time, power supplies fail to provide a constant voltage supply and some external voltage signal may override on the power supply giving unwanted fluctuation at the output node. This paper discusses 3 techniques to improve the power supply rejection ratio (PSRR) in amplifier circuits. (1) Cascoding technique - cascoding increases the gain from input node to output node giving high PSRR values at low frequency. (2) Feedback technique - a negative feedback in circuits generally improves PSRR since it ensures that output follows the input signal and any other external disturbance is rejected. (3) Designing an additional circuit which could nullify the effect of the voltage gain from the power supply to the output node.en_US
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.subjectEEEen_US
dc.subjectCascodingen_US
dc.subjectCommon source amplifieren_US
dc.subjectNegative feedbacken_US
dc.subjectPSRRen_US
dc.titleA Novel Technique for Improvement of Power Supply Rejection Ratio in Amplifer Circuitsen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.