![DSpace logo](/jspui/image/logo.gif)
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9170
Title: | Differential Power Analysis Immune Design of FinFET Based Novel Differential Logic Gate |
Authors: | Gupta, Anu |
Keywords: | EEE Hardware Security Digital Circuits Logic gates Cryptography |
Issue Date: | 2019 |
Publisher: | IEEE |
Abstract: | Differential Power analysis (DPA) method is frequently used for non-invasive side-channel attack to hack into the system. This paper proposes a novel DPA attack immune design of FinFET based logic gates which show dense distribution of autocorrelation with salience strength of 38.11%. The proposed design has highly regular structure with exactly similar evaluation path for both differential outputs, AND-NAND, and OR-NOR which can be easily extended for n-bit inputs. The design effort is minimal as proposed structure is such that AND-NAND design can be used to obtain OR-NOR function by just changing the placement of inputs. These gates take 40 ps to evaluate the logic and consume 4.69 μ W/cycle. The designs are simulated using Symica Custom IC Design toolkit with ASAP7-7nm FinFET Low Threshold Voltage (LVT) technology with power supply of 700 mV. |
URI: | https://ieeexplore.ieee.org/document/8702598 http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9170 |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.