DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9290
Title: A simple approach to improvement in performance of UPQCin presence of unbalanced load
Authors: Mathur, Hitesh Dutt
Bhanot, Surekha
Patel, Ashish
Keywords: EEE
Voltage control
Power quality
Active filters
Oscillators
Field programmable gate arrays
Steady-state
Shunts (electrical)
Issue Date: 2017
Publisher: IEEE
Abstract: This paper proposes a simple control technique for Distributed Generation fed Unified Power Quality Conditioner (UPQCdg) in presence of unbalanced load. Compensation of unbalanced load causes second order ripples in DC link voltage of UPQCdg, which leads to ripples in reference current estimated by PI controller, and eventually unbalance & harmonics in source currents. This paper proposes use of a mean block at output of PI controller to prevent ripples passing onto reference current. Selection criterion of proposed mean block is discussed. Also, a `percentage unbalance' parameter is proposed for computing unbalance in three phase quantities and comparing among different cases. Performance of proposed technique is validated using Real Time Digital Simulation (RTDS) in Opal-RT. Steady state performance of proposed technique is verified in presence of non-linear and unbalanced loads, and dynamic performance is tested during voltage sag, swell, change in load and variation in solar irradiation. RTDS results express superiority of proposed method over conventional one.
URI: https://ieeexplore.ieee.org/abstract/document/8308971
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9290
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.