Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9417| Title: | Scheduling of dataflow graphs on partial reconfigurable hardware in Xilinx PR flow |
| Authors: | Asati, Abhijit |
| Keywords: | EEE Partitioning and Scheduling(PaSc) Partial reconfiguration DFGs Xilinx |
| Issue Date: | 2013 |
| Publisher: | IEEE |
| Abstract: | Partitioning and scheduling of dataflow graphs(DFGs) has been a matter of extensive research for ASIC based development. With the advent of partial reconfigurable hardware the need to schedule DFGs with restricted resources is required. In this research we test and extend the conventional scheduling algorithm suited for reconfiguration. In algorithm we restrict the flow as offered by Xilinx in PR design. The performance of such flow should be much significant than the conventional software execution flow. Hence we estimate the timing comparison of the software and the hardware flow |
| URI: | https://ieeexplore.ieee.org/abstract/document/6659371 http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9417 |
| Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.