![DSpace logo](/jspui/image/logo.gif)
Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9457
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Asati, Abhijit | - |
dc.contributor.author | Gupta, Anu | - |
dc.date.accessioned | 2023-03-03T05:20:35Z | - |
dc.date.available | 2023-03-03T05:20:35Z | - |
dc.date.issued | 2019-09 | - |
dc.identifier.uri | https://digital-library.theiet.org/content/books/10.1049/pbcs073f_ch3 | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9457 | - |
dc.description.abstract | This chapter explores the design space of proposed M7T, MPT8T, M8T, M9T and MI-12T SRAM cells implemented at 45 nm technology node which are suitable for subthreshold operation. For quick comparison, Figure 3.45 shows the comparative design space exploration (DSE) chart of SRAM cells at 45 nm technology, respectively. The thorough analyses on the impacts of read stability, write ability, average write delay, average read delay and leakage power consumption in hold mode have been summarized in Table 3.14. The proposed memory cells exhibit improvement in performance over C6T. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IET | en_US |
dc.subject | EEE | en_US |
dc.subject | Integrated circuit design | en_US |
dc.subject | Circuit stability | en_US |
dc.subject | Low-power electronics | en_US |
dc.subject | SRAM chips | en_US |
dc.title | Low-voltage, low-power SRAM circuits using subthreshold design technique | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.